
Board Layout
5
Board Layout
Figure 2. Top Layer
Figure 3. Bottom Layer (GND)
See the TPS61194 (
) or TPS61194-Q1 (
) datasheet for PCB layout guidelines.
7
SNVU492 – January 2016
TPS61194xEVM Evaluation Module
Copyright © 2016, Texas Instruments Incorporated