EVM Assembly Drawing and PCB Layout
www.ti.com
Figure 21. TPS53317AEVM-726 Layer 3 (Top View)
Figure 22. TPS53317AEVM-726 Bottom Layer (Top View)
22
TPS53317AEVM-726 D-CAP+™ Mode Synchronous Step-Down Integrated
SLUUBD2 – November 2015
FETs Converter
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated