background image

 

SLOS406A − FEBRUARY  2003 − REVISED MARCH 2003

4

www.ti.com

Terminal Functions

TERMINAL

I/O

DESCRIPTION

NO.

NAME

I/O

DESCRIPTION

AGND

9, 10, 26

Analog ground for digital/analog cells in core

AVCC

33

High-voltage analog power supply (8.5 V to 14 V)

AVDD

29

O

5-V Regulated output

AVDDREF

7

O

5-V Reference output—provided for connection to adjacent VREF terminal.

BSLN

13

I/O

Bootstrap I/O for left channel, negative high-side FET

BSLP

24

I/O

Bootstrap I/O for left channel, positive high-side FET

BSRN

48

I/O

Bootstrap I/O for right channel, negative high-side FET

BSRP

37

I/O

Bootstrap I/O for right channel, positive high-side FET

COSC

28

I/O

I/O for charge/discharging currents onto capacitor for ramp generator triangle wave biased at V2P5

FADE

30

I

Input for controlling volume ramp rate when cycling SD or during power-up. A logic low on this pin places
the amplifier in fade mode. A logic high on this pin allows a quick transition to the desired volume setting.

LINN

6

I

Negative differential audio input for left channel

LINP

5

I

Positive differential audio input for left channel

LOUTN

16, 17

O

Class-D 1/2-H-bridge negative output for left channel

LOUTP

20, 21

O

Class-D 1/2-H-bridge positive output for left channel

MUTE

34

I

A logic high on this pin disables the outputs. A low on this pin enables the outputs.

NC

31, 32,

35

Not internally connected

PGNDL

18, 19

Power ground for left channel H-bridge

PGNDR

42, 43

Power ground for right channel H-bridge

PVCCL

14, 15

Power supply for left channel H-bridge (tied to pins 22 and 23 internally), not connected to PVCCR or
AVCC.

PVCCL

22, 23

Power supply for left channel H-bridge (tied to pins 14 and 15 internally), not connected to PVCCR or
AVCC.

PVCCR

38,39

Power supply for right channel H-bridge (tied to pins 46 and 47 internally), not connected to PVCCL or
AVCC.

PVCCR

46, 47

Power supply for right channel H-bridge (tied to pins 38 and 39 internally), not connected to PVCCL or
AVCC.

REFGND

12

Ground for gain control circuitry. Connect to AGND. If using a DAC to control the volume, connect the DAC
ground to this terminal.

RINP

3

I

Positive differential audio input for right channel

RINN

2

I

Negative differential audio input for right channel

ROSC

27

I/O

Current setting resistor for ramp generator. Nominally equal to 1/8*VCC

ROUTN

44, 45

O

Class-D 1/2-H-bridge negative output for right channel

ROUTP

40, 41

O

Class-D 1/2-H-bridge positive output for right channel

SD

1

I

Shutdown signal for IC (low = shutdown, high = operational). TTL logic levels with compliance to VCC.

VCLAMPL

25

Internally generated voltage supply for left channel bootstrap capacitors.

VCLAMPR

36

Internally generated voltage supply for right channel bootstrap capacitors.

VOLUME

11

I

DC voltage that sets the gain of the amplifier.

VREF

8

I

Analog reference for gain control section.

V2P5

4

O

2.5-V Reference for analog cells, as well as reference for unused audio input when using single-ended
inputs.

Summary of Contents for TPA3003D2

Page 1: ...oltage applied to the volume control terminal offering a range of gain from 40 dB to 36 dB Cs Cs 10 nF Cbs Cs Cs 10 nF Cbs PVCC PVCC Cs Cs 10 nF Cbs Cs Cs 10 nF Cbs PVCC PVCC 220 pF Cosc Rosc Ccpl 100...

Page 2: ...r e g TPA3003D2PFBR PHP PACKAGE TOP VIEW 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 48 47 46 45 44 43 42 41 40 39 38 37 1 2 3 4 5 6 7 8 9 10 11 12 BSRN PVCCR PVCCR ROUTN R...

Page 3: ...AVDD AVDD VDD Deglitch Modulation Logic Gain Adj Gain Control Deglitch Modulation Logic Gain Adj Rfdbk2 Rfdbk2 Cint2 Cint2 LINP LINN Gate Drive VClamp Gen Gate Drive PVCC BSRP PVCCR 2 ROUTP 2 PGNDR P...

Page 4: ...DL 18 19 Power ground for left channel H bridge PGNDR 42 43 Power ground for right channel H bridge PVCCL 14 15 Power supply for left channel H bridge tied to pins 22 and 23 internally not connected t...

Page 5: ...device at these or any other conditions beyond those indicated under recommended operating conditions is not implied Exposure to absolute maximum rated conditions for extended periods may affect devic...

Page 6: ...down mode SD 0 8 V 1 10 A VCC 12 V High side 600 700 rds on Drain source on state resistance VCC 12 V IO 1 A T 25 C Low side 600 700 m rds on Drain source on state resistance IO 1 A TJ 25 C Total 1200...

Page 7: ...22 1 18 2 20 4 22 3 22 1 24 3 20 4 22 6 19 8 24 3 26 5 22 6 24 8 17 2 26 5 28 7 24 8 27 0 14 7 28 7 30 9 27 0 29 1 12 2 30 9 33 1 29 1 31 3 9 6 33 1 35 3 31 3 33 5 7 1 35 3 37 5 33 5 35 7 4 6 37 5 39...

Page 8: ...Quiescent shutdown supply current vs Supply voltage 6 Input impedance vs Gain 7 THD N Total harmonic distortion noise vs Frequency 8 9 THD N Total harmonic distortion noise vs Output power 10 11 kSVR...

Page 9: ...11 12 13 14 15 16 Thermally Limited P O Output Power W OUTPUT POWER vs LOAD RESISTANCE RL Load Resistance VCC 8 5 V THD 1 VCC 8 5 V THD 10 VCC 12 V THD 1 VCC 12 V THD 10 Figure 3 OUTPUT POWER vs SUPPL...

Page 10: ...1 12 13 14 VSD 0 V VSD 0 8 V QUIESCENT SHUTDOWN SUPPLY CURRENT vs SUPPLY VOLTAGE VCC Supply Voltage V Quiescent Shutdown Supply Current A CC I Figure 7 60 40 20 0 50 30 10 10 80 100 120 30 50 Input Im...

Page 11: ...m 500m 1 2 5 10 VCC 8 5 V RL 8 TA 25 C PO Output Power W TOTAL HARMONIC DISTORTION NOISE vs OUTPUT POWER THD N Total Harmonic Distortion Noise f 20 Hz f 1 kHz f 20 KHz Figure 11 0 01 10 0 02 0 05 0 1...

Page 12: ...1 k 10 k 100 k 1 M Gain Phase 250 200 150 100 50 0 50 100 Gain dB f Frequency Hz CLOSED LOOP RESPONSE Phase Deg VCC 12 V Gain 36 dB RL 8 Figure 15 140 0 120 100 80 60 40 20 50 100 1 k 10 k FFT dBr INT...

Page 13: ...Attenuation dB 60 50 f Frequency Hz MUTE ATTENUATION vs FREQUENCY 30 10 k 120 90 70 40 VCC 12 V RL 8 VI 1 Vrms Class D VOLUME 0 V Figure 19 105 115 120 130 10 100 1 k Shutdown Attenuation dB 95 90 f...

Page 14: ...VOLUME REFGND MUTE NC NC NC FADE AVDD AGND COSC ROSC AVCC VCLAMPL BSRP PVCCR PVCCR ROUTP ROUTP PGNDR PGNDR ROUTN ROUTN PVCCR PVCCR BSRN RINN C16 C5 P1 LOUT VCC VCC LOUT C9 C15 10 nF C18 C10 10 nF C19...

Page 15: ...age of 0 V across the load 50 duty cycle the current to the load is high causing high loss thus causing a high supply current 0 V 12 V 12 V Current OUTP Differential Voltage Across Load OUTN Figure 22...

Page 16: ...erential voltage swing is 2 VCC and the time at each voltage is half the period for the traditional modulation scheme An ideal LC filter is needed to store the ripple current from each half cycle for...

Page 17: ...on may be calculated by simply subtracting the theoretical power from the measured power Other losses P total measured P total theoretical 4 3 52 0 48 W The quiescent supply current at 12 V is measure...

Page 18: ...he voltage between the two percentage points given in the first column of Table 1 For example if a gain of 10 7 dB is desired the resistors in the divider network can both be 10 k With these resistor...

Page 19: ...om one gain step to another A pictorial representation of the volume control can be found in Figure 26 The graph focuses on three gain steps with the trip points defined in the first and second column...

Page 20: ...e VOLUME pin is adjusted for maximum gain at 36 dB the time required for the gain to reach 36 dB is 14 steps x 67 ms step 0 938 seconds Referencing Table 1 there are 14 steps between the 0 53 dB gain...

Page 21: ...to the FADE operation section SD operation The TPA3003D2 employs a shutdown mode of operation designed to reduce supply current ICC to the absolute minimum level during periods of nonuse for power co...

Page 22: ...e any pop sound that is heard is the result of the class D outputs switching on and not the startup time However at least a 0 47 F capacitor is recommended for the V2P5 capacitor A secondary function...

Page 23: ...y using two capacitors of different types that target different types of noise on the power supply leads For higher frequency transients spikes or digital hash on the line a good low equivalent series...

Page 24: ...to the device during output to output shorts output to GND shorts and output to VCC shorts When a short circuit is detected on the outputs the output drive is immediately disabled This is a latched fa...

Page 25: ...r bulk power supply decoupling capacitors should be placed near the TPA3003D2 on the PVCCL PVCCR and AVCC terminals D Grounding The AVCC pin 33 decoupling capacitor AVDD pin 29 capacitor V2P5 pin 4 ca...

Page 26: ...ditional coupling is required The generator output impedance should be low to avoid attenuating the test signal and is important since the input resistance of APAs is not very high about 10 k Converse...

Page 27: ...ter Figure 29 Audio Measurement Systems The TPA3003D2 uses a modulation scheme that does not require an output filter for operation but they do sometimes require an RC low pass filter when making meas...

Page 28: ...nalyzer RANA RANA CANA Low Pass RC Filter RL CANA Twisted Pair Wire Evaluation Module Twisted Pair Wire Figure 30 Differential Input BTL Output Measurement Circuit The generator should have balanced o...

Page 29: ...and the speaker cone cannot respond at such a fast rate The RC filter is not required when an LC low pass filter is used such as with the class D APAs that employ the traditional modulation scheme TP...

Page 30: ...nts where RFILT must be increased by a factor of ten to reduce the current shunted through the filter CFILT must be decreased by a factor of ten to maintain the same cutoff frequency See Table 3 for t...

Page 31: ...ials Where designed to be soldered at high temperatures TI Pb Free products are suitable for use in specified lead free processes Pb Free RoHS Exempt This component has a RoHS exemption for either 1 l...

Page 32: ...e Package Type Package Drawing Pins SPQ Reel Diameter mm Reel Width W1 mm A0 mm B0 mm K0 mm P1 mm W mm Pin1 Quadrant TPA3003D2PFBR TQFP PFB 48 1000 330 0 16 4 9 6 9 6 1 5 12 0 16 0 Q2 PACKAGE MATERIAL...

Page 33: ...ons are nominal Device Package Type Package Drawing Pins SPQ Length mm Width mm Height mm TPA3003D2PFBR TQFP PFB 48 1000 346 0 346 0 33 0 PACKAGE MATERIALS INFORMATION www ti com 11 Mar 2008 Pack Mate...

Page 34: ...QUAD FLATPACK 4073176 B 10 96 Gage Plane 0 13 NOM 0 25 0 45 0 75 Seating Plane 0 05 MIN 0 17 0 27 24 25 13 12 SQ 36 37 7 20 6 80 48 1 5 50 TYP SQ 8 80 9 20 1 05 0 95 1 20 MAX 0 08 0 50 M 0 08 0 7 NOTE...

Page 35: ......

Page 36: ...orized for use in safety critical applications such as life support where a failure of the TI product would reasonably be expected to cause severe personal injury or death unless officers of the parti...

Reviews: