MOV loc16, ARn
6-168
MOV loc16, ARn
Store 16-bit Auxiliary Register
SYNTAX OPTIONS
OPCODE
OBJMODE
RPT
CYC
MOV loc16, ARn
0111 1nnn LLLL LLLL
X
−
1
Operands
loc16
Addressing mode (see Chapter 5)
ARn
AR0 to AR7, lower 16 bits of auxiliary registers
Description
Load the contents of the 16-bit location with ARn:
[loc16] = ARn;
If(loc16 = @ARn), then only the lower 16 bits of the selected auxiliary register
is modified. The upper 16 bits is unchanged.
Flags and
Modes
N
If (loc16 = @AX), then the load to AX is tested for a negative condition. Bit-15
of the AX register is the sign bit, 0 for positive, 1 for negative. The negative
flag bit is set if the operation on the AX register generates a negative value,
otherwise it is cleared.
Z
If (loc16 = @AX), then the load to AX is tested for a zero condition. The bit is
set if the result of the operation on the AX register generates a 0 value,
otherwise it is cleared
Repeat
This instruction is repeatable. If the operation is follows a RPT instruction,
then it will be executed N+1 times.
Example
MOV @AL, AR3
MOV @AR4,AR3
MOV *SP++,AR3
MOV *XAR4++,AR4
MOV *−−XAR5,AR5
; Load AL with the 16-bit contents of
; AR3. If bit 15 of AL is 1, set the
; N flag, else clear it.
; If AL is 0, set the Z flag.
; Load AR4 with the value in AR3.
; Upper 16 bits of XAR4 are
; unchanged.
; Push the contents of AR3 onto the
; stack. Post increment SP.
; Store contents of AR4 into location
; specified by XAR4. Post-increment
; the contents of XAR4.
; Pre-decrement the contents of XAR5.
; Store the contents of AR5 into the
; location specified by XAR5.
Summary of Contents for TMS320C28x
Page 30: ...1 12...
Page 80: ...This page intentionally left blank 2 50 This page intentionally left blank...
Page 269: ...IN loc16 PA 6 112 MOV AL 0 AL 0 UOUT IORegC AL IOspace IORegC AL 10...
Page 308: ...MAXCUL P loc32 6 151 Saturate MOVL Var64 2 ACC Store result into Var64 MOVL Var64 P...
Page 509: ...SUBL ACC P PM 6 352 SUBL ACC P PM ACC S B 11 M X 4 MOVH Y ACC 5 Store Q15 result into Y...
Page 585: ...This page intentionally left blank 7 32 This page intentionally left blank...