3.3.2.6 Signal Routing
The Signals routed to the Breakout Board section and IO Link section are described in
.
Table 3-3. HSE Connector Signal Routing
HSE Connector
MUX
IO LINK Section
Breakout Board Section
Test Header
PRG0_PRU0GPO0
U2
RX_1
PRG0_PRU0GPO0_HDR
J2
PRG0_PRU0GPO1
RX_2
PRG0_PRU0GPO1_HDR
PRG0_PRU0GPO2
RX_3
PRG0_PRU0GPO2_HDR
PRG0_PRU0GPO3
RX_4
PRG0_PRU0GPO3_HDR
PRG0_PRU0GPO4
RX_5
PRG0_PRU0GPO4_HDR
PRG0_PRU0GPO5
RX_6
PRG0_PRU0GPO5_HDR
PRG0_PRU0GPO6
RX_7
PRG0_PRU0GPO6_HDR
PRG0_PRU0GPO7
RX_8
PRG0_PRU0GPO7_HDR
PRG0_PRU0GPO8
U4
TX_1
PRG0_PRU0GPO8_HDR
PRG0_PRU0GPO11
TX_2
PRG0_PRU0GPO11_HDR
PRG0_PRU0GPO12
TX_3
PRG0_PRU0GPO12_HDR
J3
PRG0_PRU0GPO13
TX_4
PRG0_PRU0GPO13_HDR
PRG0_PRU0GPO14
TX_5
PRG0_PRU0GPO14_HDR
PRG0_PRU0GPO15
TX_6
PRG0_PRU0GPO15_HDR
PRG0_PRU0GPO16
TX_7
PRG0_PRU0GPO16_HDR
PRG0_PRU0GPO17
TX_8
PRG0_PRU0GPO17_HDR
PRG0_PRU1GPO6
U9
EN_PHY_1
PRG0_PRU1GPO6_HDR
J4
PRG0_PRU1GPO8
EN_PHY_2
PRG0_PRU1GPO8_HDR
PRG0_PRU1GPO11
EN_PHY_3
PRG0_PRU1GPO11_HDR
J5
PRG0_PRU1GPO12
EN_PHY_4
PRG0_PRU1GPO12_HDR
PRG0_PRU1GPO13
EN_PHY_5
PRG0_PRU1GPO13_HDR
PRG0_PRU1GPO14
EN_PHY_6
PRG0_PRU1GPO14_HDR
PRG0_PRU1GPO15
EN_PHY_7
PRG0_PRU1GPO15_HDR
PRG0_PRU1GPO16
EN_PHY_8
PRG0_PRU1GPO16_HDR
PRG0_PRU1GPO2
U7
EN_L+5
PRG0_PRU1GPO2_HDR
J4
PRG0_PRU0GPO18
EN_L+1
PRG0_PRU0GPO18_HDR
PRG0_PRU0GPO19
EN_L+2
PRG0_PRU0GPO19_HDR
PRG0_PRU1GPO4
EN_L+7
PRG0_PRU1GPO4_HDR
PRG0_PRU1GPO0
EN_L+3
PRG0_PRU1GPO0_HDR
PRG0_PRU1GPO1
EN_L+4
PRG0_PRU1GPO1_HDR
PRG0_PRU1GPO3
EN_L+6
PRG0_PRU1GPO3_HDR
PRG0_PRU1GPO5
EN_L+8
PRG0_PRU1GPO5_HDR
GPMC0_ADC0
U11
FAULT_1
GPMC0_ADC0_HDR
J6
GPMC0_ADC1
FAULT_2
GPMC0_ADC1_HDR
GPMC0_ADC2
FAULT_3
GPMC0_ADC2_HDR
GPMC0_ADC3
FAULT_4
GPMC0_ADC3_HDR
GPMC0_ADC4
FAULT_5
GPMC0_ADC4_HDR
GPMC0_ADC5
FAULT_6
GPMC0_ADC5_HDR
GPMC0_ADC6
FAULT_7
GPMC0_ADC6_HDR
GPMC0_ADC7
FAULT_8
GPMC0_ADC7_HDR
System Description
SPRUJ06 – OCTOBER 2021
TMDS64DC01EVM and TMDS243DC01EVM User's Guide
9
Copyright © 2021 Texas Instruments Incorporated