
Public Version
www.ti.com
SCM Functional Description
Table 13-30. Internal Signals Multiplexed on OBSMUX0 (continued)
Out Signal Name
Muxed Signal Name
OBSMUX0 Field
Description
High State
Low State
CONTROL.
[22:16] (dec)
sgx_SINTERRUPTN
(104:88)
Interrupt lines from the SGX. See –
–
, SGX, for more
information about the interrupt
requests mapping.
Reserved
(127:105)
–
–
–
Table 13-31. Internal Signals Multiplexed on OBSMUX1
Out Signal Name
Muxed Signal Name
OBSMUX1 Field
Description
High State
Low State
[6:0
] (dec)
CORE_OBSMUX1
(1)
tie_low
0
-
–
-
PRCM_DPLL3_M2_CLK
1
M2 clock generated by DPLL3
–
–
CM_SYS_CLK
2
System clock
–
–
PRCM_DPLL3_enablediv
3
Signal used to enable the clock
DPLL clock
DPLL clock
divisor of DPLL3
divisor is
divisor is
enabled.
disabled.
PRCM_DPLL2_ClkIsNot
4
Indicates whether the clock of
Clock is not
Clock is
Running
DPLL2 is running or not
running.
running.
PRCM_NEON_domain
5
Indicates whether the NEON
Domain is not Domain is
Nready
domain is ready. In other words,
ready.
ready.
is domain transition ongoing?
PRCM_CORED2D_domai
6
Indicates if the CORE_D2D
Domain is not Domain is
n
domain is ready. In other words,
ready.
ready.
Nready
is domain transition ongoing?
PRCM_WKUP_domain
7
Indicates whether the WKUP
Domain is not Domain is
Nready
domain is ready. In other words,
ready.
ready.
is domain transition ongoing?
PRCM_STATE_IS_ON_
8
Indicates to the global power
FSM state is
FSM state is
CORE
manager FSM that the MPU
ON.
not ON.
domain power state is ON
Reserved
(10:9)
–
–
–
SAD2D.WAIT
11
SAD2D wait signal
–
–
Reserved
12
–
–
–
PRCM_CORE_96M_GFC
13
96-MHz functional clock of the
–
–
LK
CORE domain
Reserved
(16:14)
–
–
–
sdma_PI_DMAREQ
(87:17)
DMA requests lines mapped to
–
–
the system DMA module.
See
, DMA, for more
information about the system
DMA request mapping.
Reserved
(127:88)
–
–
–
(1)
0x00 in WKUPOBSMUX1 field CONTROL.CONTROL_WKUP_DEBOBS_0[12:8]
Table 13-32. Internal Signals Multiplexed on OBSMUX2
Out Signal Name
Muxed Signal Name
OBSMUX2 Field
Description
High State
Low State
[22:16]
(dec)
CORE_OBSMUX2
(1)
tie_low
0
-
–
-
(1)
0x00 in WKUPOBSMUX2 field CONTROL.CONTROL_WKUP_DEBOBS_0[20:16]
2489
SWPU177N – December 2009 – Revised November 2010
System Control Module
Copyright © 2009–2010, Texas Instruments Incorporated