Public Version
PRCM Integration
www.ti.com
Table 3-4. Power Control Interface (continued)
Signal
I/O
(1)
Description
Module Reset
Value
sys_nvmode2/i2c4_sda
O
Commands the external power IC for control of VDD1 and VDD2
0x1
voltages.
Shared by the VMODE interface and the SmartReflex dedicated
I
2
C interface
sys_off_mode
O
Requests the external power IC to switch the device voltage
0x0
level according to the device power status
3.4
PRCM Integration
The PRCM internal registers can be accessed for configuration and controlled through the WKUP L4
interconnect. In addition to the L4 interconnect, the PRCM internal module interface contains the following:
•
A set of signals for idle/wake-up control for each module
•
Clocks and reset signals
•
Power control signals (switches and memories) to the power domains
•
Interrupts to the MPU subsystem and IVA2.2 subsystem INTCs
•
Voltage error commands from the SmartReflex modules
•
Digital phase-locked loop (DPLL) control commands for recalibration and bypass
•
System clock oscillator control for device-level sleep/wake-up transitions
shows details of the control interface to a generic power domain.
246
Power, Reset, and Clock Management
SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated