Texas Instruments DAC348 Series, User Manual, Page: 2 / 25

Introduction
www.ti.com
DAC34SH84
................................................................................................................
19
List of Tables
1 DAC348xEVM Jumpers: (make sure the following jumpers are at their default setting)
.........................
12
1 Introduction
1.1 Overview
This document is intended to serve as a basic user ’ s guide for the DAC3484/2 EVM Revision F, and
DAC34H84/SH84 EVM revision C and above.
The Texas Instruments DAC348x evaluation module (EVM) is a family of circuit boards that allows
designers to evaluate the performance of Texas Instruments' DAC348x family of digital-to-analog
converters (DAC). The 16-bit, ultra low power family of DACs has either 16-bit wide or 32-bit wide DDR
LVDS data input, integrated 2x/4x/8x/16x interpolation filters, 32-bit NCO, on-chip PLL, and exceptional
linearity at high IFs. The EVM provides a flexible environment to test the DAC348x under a variety of
clock, data input, and IF output conditions.
DAC3484 DAC3482 DAC34H84 DAC34SH84
Output Channel 4 2 4 4
EVM Part No. DAC348x Rev. F DAC348x Rev. F DAC34H84 Rev. C DAC34H84 Rev. C
Maximum DAC Rate 1.25GSPS 1.25GSPS 1.25GSPS 1.5GSPS
Digital Interface 16-bit LVDS Interface 16-bit LVDS Interface 32-bit LVDS Interface 32-bit LVDS Interface
Maximum Data Rate per Channel 312.5MSPS 625MSPS 625MSPS 750MSPS
Maximum LVDS Bus Toggle Rate 1.25GSPS 1.25GSPS 1.25GSPS 1.5GSPS
TSW1400/TSW3100
Pattern Generator Support TSW1400/TSW3100 TSW1400/TSW3100 TSW1400/TSW3100 with limited data rate
support
For ease of use as a complete IF transmit solution, the DAC348xEVM includes the Texas Instruments
CDCE62005 clock generator/jitter cleaner for clocking the DAC348x. Besides providing a high-quality, low
jitter DAC sampling clock to the DAC348x, the CDCE62005 also provides FPGA clocks to the
TSW1400EVM (or TSW3100EVM) as FPGA reference clocks.
The EVM can be used along with Texas Instruments TSW1400 or TSW3100 with limited data rate support
(up to 1.25GSPS LVDS Bus rate) to perform a wide varieties of test and measurements. The TSW1400
generates the test patterns that are fed to the DAC348x through a maximum 1.5 GSPS LVDS Bus port.
These EVM boards are also compatible with Altera
®
and Xilinx
®
FPGA development platforms for rapid
evaluation and prototyping. The on-board HSMC connector input allows direct connection to the HSMC
compatible Altera development platforms, and the externally attached FMC-DAC-Adapter board available
from TI enables the connection of the EVM to the Xilinx development platforms with FMC headers.
For evaluation of complete RF transmit solution, see the TSW308x EVM. The EVM integrates the
DAC348x, TRF3705, and LMK04800 devices into one RF transmitter system.
See the TSW308x EVM web folders at:
http://www.ti.com/tool/tsw3085evm
http://www.ti.com/tool/tsw3084evm
http://www.ti.com/tool/tsw30h84evm
http://www.ti.com/tool/tsw30sh84evm
1.2 EVM Block Diagram
Figure 1 shows the configuration of the EVM with the TSW1400 or TSW3100 used for pattern generation.
2 DAC348x EVM SLAU432 – February 2012
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated