µDMA Register Descriptions
1187
SPRUH22I – April 2012 – Revised November 2019
Copyright © 2012–2019, Texas Instruments Incorporated
M3 Micro Direct Memory Access ( µDMA)
Figure 16-32. DMA Peripheral Identification 0 (DMAPeriphID0) Register
31
8
7
0
Reserved
PID0
R-0
R-30
LEGEND: R/W = Read/Write; R = Read only; -
n
= value after reset
16.7.24 DMA Peripheral Identification 1 (DMAPeriphID1), offset 0xFE4
The DMAPeriphIDn registers are hard-coded, and the fields within the registers determine the reset
values.
Figure 16-33. DMA Peripheral Identification 1 (DMAPeriphID1) Register
31
8
7
0
Reserved
PID1
R-0
R-B2
LEGEND: R/W = Read/Write; R = Read only; -
n
= value after reset
Table 16-39. DMA Peripheral Identification 1 (DMAPeriphID1) Register Field Descriptions
Bit
Field
Value
Description
31-8
Reserved
Reserved
7-0
PID1
µDMA Peripheral ID Register [15:8]
Can be used by software to identify the presence of this peripheral.
16.7.25 DMA Peripheral Identification 2 (DMAPeriphID2), offset 0xFE8
The DMAPeriphIDn registers are hard-coded, and the fields within the registers determine the reset
values.
Figure 16-34. DMA Peripheral Identification 2 (DMAPeriphID2) Register
31
8
7
0
Reserved
PID2
R-0
R-0B
LEGEND: R/W = Read/Write; R = Read only; -
n
= value after reset
Table 16-40. DMA Peripheral Identification 2 (DMAPeriphID2) Register Field Descriptions
Bit
Field
Value
Description
31-8
Reserved
Reserved
7-0
PID2
µDMA Peripheral ID Register [23:16]
Can be used by software to identify the presence of this peripheral.
16.7.26 DMA Peripheral Identification 3 (DMAPeriphID3), offset 0xFEC
The DMAPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.
Figure 16-35. DMA Peripheral Identification 3 (DMAPeriphID3) Register
31
8
7
0
Reserved
PID3
R-0
R-0
LEGEND: R/W = Read/Write; R = Read only; -
n
= value after reset