4 Connectors
4.1 Primary Input and Output Connectors
4.1.1 Jumper Placements
Below is a table explaining each of the jumpers available for the user's flexibility.
Pinheader
Contacts
Jumper Connection
Populated by Default?
J1
1-2
Rx direct connection to CVDD
No
J2
1-2
NFAULT connection to Digital
Isolator
Yes
J4
1-2
GPIO1 connection to 10k pullup
and thermistor
Yes
J5
1-2
TSREF pullup to GPIOs
Yes
J6
1-2
LED connection on AVDD to
indicate the device is awake
Yes
J14
1-2
PWR/BAT connection to CELL16 Yes
J16
1-2
CELL0 connection to GND
Yes
J18
1-2
CVDD connection to Digital
Isolator
Yes
J21
1-2
RX to Dig Isolator Connection
Yes
4.1.2 Battery Connector
The live battery cell connections are made from connector J15. Cell voltage measurements and balancing
currents use these connections. Alternatively, the user can simulate cell voltages using the on board resistor
ladder across each of the cells which can be utilized by closing switches S1 and S2 and applying a DC voltage
across the VSTACK test point and GND. Short unused channels to the top cell connection in the wiring harness
to support fewer than 16 cells. At the minimum, the user must support 6 cells.
Figure 4-1. Molex 50-57-9422 (Reference Image Only)
Table 4-1. Connector Information
Designator
Manufacturer
Part Number
Mating Connector
J15
Molex
Manufacturer:0705550056
Digi-Key: 0705550056-ND
Manufacturer:50-57-9422
Digi-Key:WM2920-ND
Table 4-2. Pin Description
Pin
Name
Comments
1
CELL0/GND
Negative terminal of CELL1, Connected directly to AVSS GND of device
2
CELL16
Positive terminal of CELL16, Direct connection to BAT, LDOIN
Connectors
SLUUC37B – JULY 2019 – REVISED OCTOBER 2020
BQ79616-Q1, BQ75614-Q1, and BQ79656-Q1 Evaluation Modules
11
Copyright © 2020 Texas Instruments Incorporated