background image

                                                                                                                                                   

                            Terasic THDB-HTG 

 

 

 

 

 

 

THDB-HTG 

Terasic HSTC to GPIO Daughter Board     

User Manual 

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Document Version 1.0   DEC. 23, 2008 by Terasic

Summary of Contents for THDB-HTG

Page 1: ...Terasic THDB HTG THDB HTG Terasic HSTC to GPIO Daughter Board User Manual Document Version 1 0 DEC 23 2008 by Terasic ...

Page 2: ...EXPANSION PROTOTYPE CONNECTORS 7 1 7 PROTOTYPING AREA 12 1 8 JTAG SWITCH 13 1 9 POWER ON CONTROL PIN 13 1 10 I2C SERIAL EEPROM 13 1 11 POWER SUPPLY 14 DEMONSTRATION 15 1 12 CONNECTING THDB HTG BOARD TO A CYCLONE III STARTER BOARD 15 1 13 CONNECTING THDB HTG BOARD TO ALTERA DE3 BOARD 16 APPENDIX 17 1 14 MECHANICAL 17 1 15 REVISION HISTORY 17 1 16 ALWAYS VISIT THDB HTG WEBPAGE FOR NEW MAIN BOARD 17 ...

Page 3: ...d via a THDB HTG board 1 1Features Figure 1 1 shows the photo of a THDB HTG board The important functions of the THDB HTG are listed below Convert HSTC HSMC interfaced I O to standard 40 pin expansion connectors Allow users to connect Altera DE2 DE1 boards to a HSTC HSMC interfaced host board Provide test points for signal measurement Figure 1 1 The picture of a THDB HTG board 1 2Getting Help Here...

Page 4: ...omponets Figure 2 1 Figure 2 2 and Figure 2 3 depict the layout of the board and indicate the locations of the connectors and key components Expansion Prototype Connector J2 Expansion Prototype Connector J3 Expansion Prototype Connector J4 Prototype Area Prototype Area I2C Serial EEPROM U1 JTAG Switch SW1 Figure 2 1 Top view of the TDRB HTG board ...

Page 5: ...Architecture 3 180 pin Female HSTC Connector J1 Figure 2 2 Back side of the TDRB HTG board HSTC version 180 pin Male HSMC Connector J1 Figure 2 3 Back side of the TDRB HTG board HSMC version ...

Page 6: ...Diagram Figure 2 4 shows the block diagram of the THDB HTG board To HSTC HSMC Interface Host Board HSTC HSMC Connector 40 Pin Expansion Prototype Connector 1 J2 40 Pin Expansion Prototype Connector 3 J4 Prototype Area 40 Pin Expansion Prototype Connector 2 J3 I2C Serial EEPROM U1 36 I Os 36 I Os 36 I Os 22 I Os I2C Interface J1 Figure 2 4 The block diagram of the THDB HTG board ...

Page 7: ...nnector on the THDB HTG board There are two options of high speed connector on the THDB HTG board One is a 180 pin female HSTC connector for HSTC interfaced host board such as Altera DE3 board and Terasic PCI board The other one is a 180 pin male connector for Altera HSMC interfaced host board All other interfaces on the THDB HTG board are connected to the HSTC HSMC connector Figure 3 1 shows the ...

Page 8: ... 176 176 HSTCA_RX_n29 178 178 HSTCA_RX_p29 180 180 169 171 173 175 177 179 169 171 173 175 177 179 HSTCA_TX_n27 HSTCA_TX_p27 HSTCA_TX_n28 HSTCA_TX_p28 HSTCA_TX_n29 HSTCA_TX_p29 HSMC_CLKINn2 HSMC_CLKINp2 HSMC_RX_n16 HSMC_RX_p16 HSMC_RX_n15 HSMC_RX_p15 HSMC_RX_n14 HSMC_RX_p14 HSMC_RX_n13 HSMC_RX_p13 HSMC_RX_n12 HSMC_RX_p12 HSMC_RX_n11 HSMC_RX_p11 HSMC_RX_n10 HSMC_RX_p10 HSMC_RX_n9 HSMC_RX_p9 HSMC_RX...

Page 9: ...RX_p1 HSTC_RX_n2 GND HSTC_RX_p2 HSTC_RX_n3 HSTC_RX_p3 HSTC_RX_n4 HSTC_RX_p4 HSTC_RX_n5 HSTC_RX_p5 HSTC_RX_n6 GND HSTC_RX_p6 HSTC_RX_n7 HSTC_RX_p7 HSTC_TX_n7 HSTC_TX_p7 J2 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 HSTC_CLKIN_n1 HSTC_CLKIN_p1 HSTC_TX_n9 HSTC_TX_p9 HSTC_TX_n10 5V HSTC_TX_p10 HSTC_TX_n11 HSTC_TX_p11 HSTC_CLKOUT_n1 HS...

Page 10: ... HSMC_TX_n5 HSMC_TX_p5 HSMC_CLKOUTn1 HSMC_CLKOUTp1 HSMC_TX_n4 HSMC_TX_p4 HSMC_TX_n3 3 3V HSMC_TX_p3 HSMC_TX_n2 HSMC_TX_p2 HSMC_TX_n1 HSMC_TX_p1 HSMC_RX_n7 HSMC_RX_p7 HSMC_RX_n6 HSMC_RX_p6 HSMC_RX_n5 GND HSMC_RX_p5 HSMC_RX_n4 HSMC_RX_p4 HSMC_RX_n3 HSMC_RX_p3 HSMC_RX_n2 HSMC_RX_p2 HSMC_RX_n1 GND HSMC_RX_p1 HSMC_RX_n0 HSMC_RX_p0 HSMC_TX_n0 HSMC_TX_p0 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 3...

Page 11: ..._n2 HSMC_TX_n14 GPIO12 16 28 HSTC_RX_n3 HSMC_RX_n13 GPIO13 17 23 HSTC_TX_p2 HSMC_TX_p14 GPIO14 18 30 HSTC_RX_p3 HSMC_RX_p13 GPIO15 19 3 HSTC_CLKOUT_n0 HSMC_CLKOUT_n2 GPIO16 20 34 HSTC_RX_n4 HSMC_RX_n12 GPIO17 21 5 HSTC_CLKOUT_p0 HSMC_CLKOUT_p2 GPIO18 22 36 HSTC_RX_p4 HSMC_RX_p12 GPIO19 23 27 HSTC_TX_n3 HSMC_TX_n13 GPIO20 24 40 HSTC_RX_n5 HSMC_RX_n11 GPIO21 25 29 HSTC_TX_p3 HSMC_TX_p13 GPIO22 26 42...

Page 12: ..._TX_n5 GPIO12 16 88 HSTC_RX_n12 HSMC_RX_n4 GPIO13 17 83 HSTC_TX_p11 HSMC_TX_p5 GPIO14 18 90 HSTC_RX_p12 HSMC_RX_p4 GPIO15 19 63 HSTC_CLKOUT_n1 HSMC_CLKOUT_n1 GPIO16 20 94 HSTC_RX_n13 HSMC_RX_n3 GPIO17 21 65 HSTC_CLKOUT_p1 HSMC_CLKOUT_p1 GPIO18 22 96 HSTC_RX_p13 HSMC_RX_p3 GPIO19 23 87 HSTC_TX_n12 HSMC_TX_n4 GPIO20 24 100 HSTC_RX_n14 HSMC_RX_n2 GPIO21 25 89 HSTC_TX_p12 HSMC_TX_p4 GPIO22 26 102 HSTC...

Page 13: ... ND GPIO12 16 146 HSTC_RX_n21 ND GPIO13 17 147 HSTC_TX_p21 HSMC_TXVR_TXn2 GPIO14 18 148 HSTC_RX_p21 HSMC_TXVR_RXn2 GPIO15 19 149 HSTC_TX_n22 HSMC_TXVR_TXp2 GPIO16 20 150 HSTC_RX_n22 HSMC_TXVR_RXp2 GPIO17 21 151 HSTC_TX_p22 ND GPIO18 22 152 HSTC_RX_p22 ND GPIO19 23 153 HSTC_TX_n23 HSMC_TXVR_TXn3 GPIO20 24 154 HSTC_RX_n23 HSMC_TXVR_RXn3 GPIO21 25 155 HSTC_TX_p23 HSMC_TXVR_TXp3 GPIO22 26 156 HSTC_RX_...

Page 14: ...C_TX_n17 HSTC_TX_p17 HSTC_RX_n17 HSTC_RX_p17 HSTC_TX_n27 HSTC_TX_p27 HSTC_RX_n28 HSTC_RX_p28 HSTC_TX_n29 HSTC_TX_p29 HSTC_CLKIN_2 HSTC_CLKOUT_2 HSTC_TX_n27 HSTC_TX_p27 HSTC_RX_n28 HSTC_RX_p28 HSTC_TX_n29 HSTC_TX_p29 Figure 3 4 Pin distribution of the prototype area for TDHB HTG HSTC version HSMC_TX_n8 HSMC_TX_p8 HSMC_RX_n8 HSMC_RX_p8 HSMC_D2 HSMC_D0 HSMC_D3 HSMC_D1 ND HSMC_TXVR_TXn6 HSMC_TXVR_TXp6...

Page 15: ... 6 The JTAG Switch in ON position 1 9Power ON Control Pin Pin 121 of the HSTC connector is defined as a Power ON control signal This signal allows host board to turn on off the power supply on THDB HTG board When the Power ON signal is in logic low level the 3 3V and 5V on the expansion header will not supply any power This feature is designed for THDB HTG HSTC version only 1 10I2C Serial EEPROM T...

Page 16: ... A U1 5 HSTC_SDA J1 131 U1 6 HSTC_SCL J1 132 U1 7 WP N A U1 8 VCC33 3 3 volts N A 1 11Power Supply This section describes the power supply on the THDB HTG board The power distribution on the THDB HTG board is shown in Figure 3 7 EEPROM U1 12V J1 Regulator Q1 5V Expansion Prototype Connectors J2 J4 3 3V HSTC HSMC Connector Figure 3 7 THDB HTG board power distribution diagram ...

Page 17: ... starter board Users need to pay extra attention to the following two points 1 Observe the orientation of the HSMC connector when connecting the THDB HTG to the Cyclone III Starter Board 2 Note that there are two LVDS pairs on the HSMC connector the HSMC_CLK_p1 n1 form a close loop via R3 and HSMC_CLKIN_p2 n2 form a close loop via R4 Therefore using any one of the signal in a LVDS pair under singl...

Page 18: ...on to the following three points 1 THDB HTG board can be connected to any of the HSTC connectors J1 J3 J5 and J7 on the DE3 board 2 The JTAG Switch on the THDB HTG board MUST be switched to Bypass position or the FPGA device on DE3 board will not be detected 3 Users can use DE3_System_builder to create Quartus II project Please refer to Figure 3 2 for the corresponding signal names Figure 4 2 Conn...

Page 19: ...tory Date Change Log DEC 23 2009 Initial Version 1 16Always Visit THDB HTG Webpage for New Main board We will be continuing providing interesting examples and labs on our THDB HTG webpage Please visit www altera com or HTG terasic com for more information ...

Page 20: ...on of Terasic All rights reserved High Speed Terasic Connector HSTC 1 0 HSTC TO GPIO Daughter Board C 1 1 Thursday October 30 2008 Title Size Document Number Rev Date Sheet of Copyright c 2008 by Terasic Technologies Inc Taiwan No part of this schematic design may be reproduced duplicated or used without the prior written permission of Terasic All rights reserved High Speed Terasic Connector HSTC ...

Reviews: