![Terasic AHA-HSMC User Manual Download Page 10](http://html1.mh-extra.com/html/terasic/aha-hsmc/aha-hsmc_user-manual_1088473010.webp)
Chapter 3
Board Components
8
3.1
3.1
HSMC
Expansion
Connector
HSMC Expansion Connector
The HSMC interface provides a mechanism to extend the peripheral set of an FPGA host board by
means of a mezzanine card, which can address today’s high speed signaling requirement as well as
standard or legacy low-speed device interface support.
Table 3-1
lists the pin assignments of the HSMC connector.
Table 3-1 Pin assignments and descriptions on HSMC connector
Pin Numbers
Name
Direction
Description
1-41 -
-
42 IMG_IN_FV Input
Frame
valid
43
CK_FPGA_MCLK
Output
External clock for sensor
44 -
-
-
45 VCC3P3
Power
Power
3.3V
46 VCC12
Power
Power
12V
47 -
-
-
48 IMG_IN_LV Input
Line
valid
49 -
-
-
50 -
-
-
51 VCC3P3
Power
Power
3.3V
52 VCC12
Power
Power
12V
53 -
-
-
54 IMG_DIN3
Input
Pixel
data
55 -
-
-
56 -
-
-
57 VCC3P3
Power
Power
3.3V
58 VCC12
Power
Power
12V
59 -
-
-
60 IMG_DIN2
Input
Pixel
data