SunPlus CPU6502 Instruction Manual Download Page 1

Page: 1 / 59

fid

tia

l L

ite

CPU6502 Instruction Manual v2.1

09/13/2005

SUNPLUS TECHNOLOGY CO., LTD.

Summary of Contents for CPU6502

Page 1: ...S u n p l u s I T C o n f i d e n t i a l F o r A D D I n t e r n a t i o n a l L i m i t e d U s e O n l y CPU6502 Instruction Manual v2 1 09 13 2005 SUNPLUS TECHNOLOGY CO LTD ...

Page 2: ...ocument Contact Sunplus Technology to obtain the latest version of device specifications before placing your order No responsibility is assumed by Sunplus Technology for any infringement of patent or other rights of third parties which may result from its use In addition Sunplus products are not authorized for use as critical components in life support devices systems or aviation devices systems w...

Page 3: ...e 12 Immediate addressing mode 12 Absolute addressing mode 13 Absolute indexed addressing mode 14 Zero Page Addressing Mode 15 Zero Page Indexed addressing Mode 16 Implied addressing mode 17 Accumulator addressing mode 17 Indexed indirect addressing mode 18 Indirect addressing mode 19 Indirect Indexed addressing mode 20 Relative addressing mode 21 Format of Assembly Language Instruction 22 Instruc...

Page 4: ...s to change this documentation without prior notice 09 13 2005 4 INC 34 INV 34 INX 35 INY 36 JMP 36 JSR 37 LDA 37 LDX 37 LDY 38 LSR 39 NOP 39 ORA 40 PHA 40 PHP 41 PLA 41 PLP 41 ROL 42 ROR 43 RTI 43 RTS 43 SBC 44 SEC 45 SED 45 SEI 45 SET 45 STA 47 STX 47 STY 48 TAX 48 TAY 49 TST 49 TSX 49 TXA 50 TXS 50 TYA 50 Summary of Available Instruction set for each CPU Type 52 ...

Page 5: ... 6 V1 9 02 06 2004 J K Chen Page 30 CMP Was C Set if a borrow not occurred A M Now C Set if a borrow not occurred A M Page 31 CPX Was C Set if a borrow occurred data X Now C Set if a borrow not occurred X data Page 31 CPY Was C Set if a borrow occurred data Y Now C Set if a borrow not occurred Y data Page 7 remove the CPU type table Page 38 LDX Zero Page LDX aa Y Sunplus Opcode changed from E9H to...

Page 6: ...ion Date By Remark V1 5 03 19 2001 Michael Lin Modify From ADC aa Y 6502 Opcode 1EH To ADC aa Y 6502 Opcode 71H V1 4 12 12 2000 Michael Lin Page 44 SBC Origin C Set if there is a borrow occurred M A Modify to C Set if there is no borrow occurred M A V1 3 09 08 2000 Michael Lin Page 7 Update the CPU type of IC The X2s exe is updated to v2 78 09 08 2000 V1 2 07 18 2000 Michael Lin Page 44 Origin SBC...

Page 7: ...et to each body is 65B02 Full Set SPMC652 ECMC653 65N02 Full Set see note 2 SPL61A SPL130A SPL191A SPDC256A SPDC512A SPDC512B SPDC1000A SPDC1000B SPLB10A SPCP05A SPCP06A SPCP08A SPCP16A SPCP18A SPCP25A SPCP26A SPCP825A SPCP826A SPCP835A 65R02 Reduce BIT TXA TAX SPF02A SPL02C SPL02D SPL03B SPL03C SPL05A SPL05B SPL06A SPL06B SPLB20A SPLB20A1 SPLB21A SPLB22A SPLB23A SPLB24A SPLB25A SPLB26A SPL128A SP...

Page 8: ...h can be used as a memory buffer a offset or a counter Index Register Y 8 Bit Y is an index register which can be used as a memory buffer a offset or a counter Program Counter PC 16 Bit PC is a 16 bit register Program Counter points to an address location where an instruction is held and waits to be executed by CPU next When CPU fetches one instruction to execute PC is incremented to the next loca...

Page 9: ...s to zero Z is set to 1 otherwise Z 0 Interrupt Disable Flag If interrupt disable flag is set I 1 CPU will ignore interrupt signal If interrupt disable flag is clear I 0 CPU will accept interrupt signal In CPU6502 this is Decimal Mode Flag In CPU12 this bit is not used Not Used Not Used OverFlow Flag If OverFlow is set V 1 If OverFlow is clear V 0 Negative Flag If arithmetic or logic operation res...

Page 10: ...oved This property is commonly referred to as last in first out or simply LIFO A diagram is shown as follows In push activity a value of 30 is pushed first Then a value of 40 is pushed Thus the value of 40 is now stored on the top on stack After all values stored in the stack the value order is 60 50 40 30 Now in pop activity the value of 60 will be popped out first Second the value of 50 will be ...

Page 11: ...pointer then points to the address location FD Third a data of 0EFH is pushed onto stack and the stack pointer is now pointing to the address location FC In the pop activity the stack pointer will be increased by 1 first then stack pops the value of 0EFH The stack pointer is now pointing to the address location FD When pop acts again stack pointer will be increased by 1 again then pops the value o...

Page 12: ...or notice 09 13 2005 12 Addressing Mode Immediate addressing mode There is one byte in an immediate addressing mode Operation OP code dd where dd can be binary 00000001 or 00000001B decimal 01 or 01D hexdecimal 01H or 01 Example AND 08 N V D I Z C Example Given A 7EH AND 88H Result 88 AND 7E Î 08H 08H Æ A 08H stored in A xx mm mm A SP X PC mmmm 2 xx AND 08 Data Memory 54 08 mmmm mmmm 1 mmmm 2 Prog...

Page 13: ...tation without prior notice 09 13 2005 13 Absolute addressing mode The absolute addressing mode uses two bytes adr 16 to specify a memory address The adr 16 may be the address of a byte of data or the beginning address for the next instruction Operation OP code Adr16 Example AND 0030 N V D I Z C xx mm mm A SP X PC mmmm 2 xx AND yy yy Data Memory 15 30 mmmm mmmm 1 mmmm 2 Program Memory 0030 ...

Page 14: ...on without prior notice 09 13 2005 14 Absolute indexed addressing mode The absolute indexed addressing mode uses two part adr 16 and X to specify a memory address Operation OP code Adr 16 X Example LDA 0500 X N V D I Z C The new address is 500 02 502 This operation will copy the data of 502 to Accumulator Therefore Accumulator contains A8 A8 02 mm mm A SP X PC mmmm 3 500 02 A8 Data Memory 0502 ...

Page 15: ...es the rights to change this documentation without prior notice 09 13 2005 15 Zero Page Addressing Mode The zero page addressing mode uses the low order byte of the address in page zero adr 08 to specify a memory address Operation OP Code Adr 08 Example LDA 28 N V D I Z C Copy data from location 28 to Accumulator B6 02 mm mm A SP X PC B6 Data Memory 0028 ...

Page 16: ... rights to change this documentation without prior notice 09 13 2005 16 Zero Page Indexed addressing Mode The zero page indexed addressing mode uses two part adr 08 and X to specify a memory address Operation OP Code Adr 08 X Example LDX 20 LDA 77 STA 60 X The new address 60 20 80 Store 77H into 80 77 02 mm mm A SP X PC 77 B6 Data Memory 0060 0080 36 20 60 80 ...

Page 17: ...lied addressing mode The implied addressing mode does not have any address Operation OP Code Example TAX To transfer data from accumulator to register X CLC To clear carry Accumulator addressing mode The accumulator addressing mode does not have any address The instruction operates on the data in the accumulator Operation OP Code Example ROLRotate Left with Carry ROR Rotate Right with Carry 7 6 5 ...

Page 18: ...ndirect addressing mode The pre indexed indirect addressing mode uses adr 08 and X to specify a memory address Only register X can be used in this mode The pre indexed indirect address is a zero page indexed direct address Thus the valid address must be on page zero Operation OP Code Adr 08 X Example AND 20 X N V D I Z C xx rr mm mm A SP X PC qq yy pp Data Memory ppqq 00rr 20 00rr 21 xx AND yy 20 ...

Page 19: ...n l y CPU6502 Instruction Manual v2 1 Sunplus reserves the rights to change this documentation without prior notice 09 13 2005 19 Indirect addressing mode Index addressing mode can only use JMP instruction Operation JMP Adr Example JMP 31FE PC ppqq xx rr pp qq A SP X PC pp 77 B6 Data Memory 31FE 31FF qq ...

Page 20: ...al v2 1 Sunplus reserves the rights to change this documentation without prior notice 09 13 2005 20 Indirect Indexed addressing mode Indirect Indexed addressing mode can only be applied for Y index register Operation Opcode aa Y Example LDA 20 Y N V D I Z C B6 01 02 mm mm A SP X PC B6 Data Memory 0713 Y 12 07 0020 0021 0712 01 0713 ...

Page 21: ...prior notice 09 13 2005 21 Relative addressing mode The relative addressing mode uses adr 08 to specify a memory address The relative addressing mode only uses with the branch instructions The maximum branch forward is 127 bytes and the maximum branch backward is 128 bytes Operation OP Code Adr 08 Example N V D I Z C LDA 20 BCC 127 Bytes M127 LDA 20 BCC M127 P128 BCC LDA 30 BCC P128 P128 LDA 30 12...

Page 22: ... 1 or use a colon at the end of a label Start with a letter Do not use the name of OP code or register 1 to 32 characters Avoid special symbols OP Code field It is an instruction field Operand field It can be data or addresses used in the program When OP Code is a single byte operand field is omitted When the address mode is immediate it is a byte of data It is a symbol for a location where a byte...

Page 23: ...65r02 65s02 CPU12 Immediate ADC dd 69H 56H 2 2 2 2 2 2 Zero Page ADC aa 65H 17H 2 3 3 3 3 3 Zero Page X ADC aa X 75H 1FH 2 4 4 X X X Absolute ADC aaaa 6DH 57H 3 4 4 X X X Absolute X ADC aaaa X 7DH 5FH 3 4 4 X X X Absolute Y ADC aaaa Y 79H 5EH 3 4 4 X X X Indirect X ADC aa X 61H 16H 2 6 6 X X X Indirect Y ADC aa Y 71H 1EH 2 6 5 X X X Add 1 clock cycle if page boundary is crossed X Not available N V...

Page 24: ...ssembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Immediate AND dd 29H 54H 2 2 2 2 2 2 Zero Page AND aa 25H 15H 2 3 3 3 3 3 Zero Page X AND aa X 35H 1DH 2 4 4 X X X Absolute AND aaaa 2DH 55H 3 4 4 X X X Absolute X AND aaaa X 3DH 5DH 3 4 4 X X X Absolute Y AND aaaa Y 39H 5CH 3 4 4 X X X Indirect X AND aa X 21H 14H 2 6 6 X X X Indirect Y AND aa Y 31H 1CH 2 6 5 X...

Page 25: ...tion No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Accumulator ASL A 0AH C0H 1 2 2 X X X Zero Page ASL aa 06H 81H 2 5 5 X X X Zero Page X ASL aa X 16H 89H 2 6 6 X X X Absolute ASL aaaa 0EH C1H 3 6 6 X X X Absolute X ASL aaaa X 1EH C9H 3 6 6 X X X Add 1 clock cycle if page boundary is crossed X Not available N V D I Z C N Set if r...

Page 26: ...d 127 forward bytes Available Instruction No Cycles Assembly Language Form Condition 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 BCC aa C 0 90H 28H 2 2 2 2 2 2 BCS aa C 1 B0H 38H 2 2 2 2 2 2 BEQ aa Z 1 F0H 3AH 2 2 2 2 2 2 BMI aa N 1 30H 18H 2 2 2 2 2 2 BNE aa Z 0 D0H 2AH 2 2 2 2 2 2 BPL aa N 0 10H 08H 2 2 2 2 2 2 BVC aa V 0 50H 0AH 2 2 2 2 2 2 BVS aa V 1 70H 1AH 2 2 2 2 2 2 A...

Page 27: ...rior notice 09 13 2005 27 BIT Test bit in memory with Accumulator Available Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Zero Page BIT aa 24H 11H 2 3 3 3 X 3 Absolute BIT aaaa 2CH 51H 3 4 4 4 X 4 X Not available N V D I Z C N Set if memory bit7 of the result is 1 V Set if memory bit 6 of the result is 1 Z Set if resu...

Page 28: ... CPU12 Implied CLC 18H 48H 1 2 2 2 2 2 N V D I Z C C Unconditionally cleared CLD Clear Decimal mode Available Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Implied CLD D8H 6AH 1 2 2 X X X X Not available N V D I Z C D Unconditionally cleared CLI Clear Interrupt mask enable interrupt Available Instruction No Cycles Add...

Page 29: ...Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Zero Page CLR aa 0 0FH C5H 2 5 X X X X Zero Page CLR aa 1 1FH CDH 2 5 X X X X Zero Page CLR aa 2 2FH D5H 2 5 X X X X Zero Page CLR aa 3 3FH DDH 2 5 X X X X Zero Page CLR aa 4 4FH C7H 2 5 X X X X Zero Page CLR aa 5 5FH CFH 2 5 X X X X Zero Page CLR aa 6 6FH D7H 2 5 X X X X ...

Page 30: ...d CMP Compare memory data with Accumulator A M Available Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Immediate CMP dd C9H 66H 2 2 2 2 2 2 Zero Page CMP aa C5H 27H 2 3 3 3 3 3 Zero Page X CMP aa X D5H 2FH 2 4 4 4 4 4 Absolute CMP aaaa CDH 67H 3 4 4 X X X Absolute X CMP aaaa X DDH 6FH 3 4 4 X X X Absolute Y CMP aaaa Y...

Page 31: ...CPX dd E0H 32H 2 2 2 2 2 2 Zero Page CPX aa E4H 33H 2 3 3 3 3 3 Absolute CPX aaaa ECH 73H 3 4 4 X X X X Not available N V D I Z C N Set if result is negative Z Set if result is 0 C Set if a borrow not occurred X data CPY Compare memory data with Register Y Y data Available Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12...

Page 32: ...plus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Zero Page DEC aa C6H A3H 2 5 5 5 5 5 Zero Page X DEC aa X D6H ABH 2 6 6 6 X 6 Absolute DEC aaaa CEH E3H 3 6 6 X X X Absolute X DEC aaaa X DEH EBH 3 6 7 X X X X Not available N V D I Z C N Set if result is negative Z Set if result is 0 DEX Decrement Register X by one Available Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode...

Page 33: ...esult is negative Z Set if result is 0 EOR Exclusive OR memory with Accumulator A Å A XOR memory Available Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Immediate EOR dd 49H 46H 2 2 2 2 2 2 Zero Page EOR aa 45H 07H 2 3 3 3 3 3 Zero Page X EOR aa X 55H 0FH 2 4 4 4 X 4 Absolute EOR aaaa 4DH 47H 3 4 4 X X X Absolute X EO...

Page 34: ... 09 13 2005 34 INC Increment memory by one Available Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Zero Page INC aa E6H B3H 2 5 5 5 5 5 Zero Page X INC aa X F6H BBH 2 6 6 X X X Absolute INC aaaa EEH F3H 3 6 6 X X X Absolute X INC aaaa X FEH FBH 3 6 7 X X X X Not available N V D I Z C N Set if result is negative Z Set ...

Page 35: ...Zero Page INV aa 0 87H A5H 2 5 X X X X Zero Page INV aa 1 97H ADH 2 5 X X X X Zero Page INV aa 2 A7H B5H 2 5 X X X X Zero Page INV aa 3 B7H BDH 2 5 X X X X Zero Page INV aa 4 C7H A7H 2 5 X X X X Zero Page INV aa 5 D7H AFH 2 5 X X X X Zero Page INV aa 6 E7H B7H 2 5 X X X X Zero Page INV aa 7 F7H BFH 2 5 X X X X X Not available N V D I Z C INX Increment Register X by one Available Instruction No Cyc...

Page 36: ...ion No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Implied INY C8H 62H 1 2 2 X X X X Not available N V D I Z C N Set if result is negative Z Set if result is 0 JMP Jump to specified location Available Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Abso...

Page 37: ...he RTS return from subroutine instruction can be used to return to the original program flow by popping saved address from stack N V D I Z C LDA Load memory data or data into Accumulator A Å data Available Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Immediate LDA dd A9H 74H 2 2 2 2 2 2 Zero Page LDA aa A5H 35H 2 3 3...

Page 38: ...2 4 4 X X X Absolute LDX aaaa AEH F1H 3 4 4 4 X 4 Absolute Y LDX aaaa Y BEH F9H 3 4 4 X X X Add 1 clock cycle if page boundary is crossed X Not available N V D I Z C N Set if result is negative Z Set if result is 0 LDY Load memory data or data into Register Y Y Å data Available Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 ...

Page 39: ...65r02 65s02 CPU12 Accumulator LSR A 4AH C2H 1 2 2 X X X Zero Page LSR aa 46H 83H 2 5 5 X X X Zero Page X LSR aa X 56H 8BH 2 6 6 X X X Absolute LSR aaaa 4EH C3H 3 6 6 X X X Absolute X LSR aaaa X 5EH CBH 3 6 6 X X X Add 1 clock cycle if page boundary is crossed X Not available N V D I Z C N Set if result is negative Z Set if result is 0 C Set if the bit shifted from the least significant bit is 1 NO...

Page 40: ... 09H 44H 2 2 2 2 2 2 Zero Page ORA aa 05H 05H 2 3 3 3 3 3 Zero Page X ORA aa X 15H 0DH 2 4 4 X X X Absolute ORA aaaa 0DH 45H 3 4 4 X X X Absolute X ORA aaaa X 1DH 4DH 3 4 4 X X X Absolute Y ORA aaaa Y 19H 4CH 3 4 4 X X X Indirect X ORA aa X 01H 04H 2 6 6 X X X Indirect Y ORA aa Y 11H 0CH 2 6 5 X X X Add 1 clock cycle if page boundary is crossed X Not available N V D I Z C N Set if result is negati...

Page 41: ...6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Implied PHP 08H 40H 1 3 3 3 3 3 N V D I Z C PLA Pull Accumulator from Stack Available Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Implied PLA 68H 52H 1 4 4 4 4 4 N V D I Z C PLP Pull Status Flag from Stack Available Instruction No Cycles Addressing mo...

Page 42: ...e Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Accumulator ROL A 2AH D0H 1 2 2 2 2 2 Zero Page ROL aa 26H 91H 2 5 5 5 5 5 Zero Page X ROL aa X 36H 99H 2 6 6 X X X Absolute ROL aaaa 2EH D1H 3 6 6 X X X Absolute X ROL aaaa X 3EH D9H 3 6 6 X X X Add 1 clock cycle if page boundary is crossed X Not available N V D I Z C N Set if result is negative Z Set if re...

Page 43: ...5 5 Zero Page X ROR aa X 76H 9BH 2 6 6 X X X Absolute ROR aaaa 6EH D3H 3 6 6 X X X Absolute X ROR aaaa X 7EH DBH 3 6 6 X X X Add 1 clock cycle if page boundary is crossed X Not available N V D I Z C N Set if result is negative Z Set if result is 0 C Set if the bit shifted from the least significant bit position is 1 RTI Return from Interrupt Available Instruction No Cycles Addressing mode Assembly...

Page 44: ... Available Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Immediate SBC dd E9H 76H 2 2 2 2 2 2 Zero Page SBC aa E5H 37H 2 3 3 3 3 3 Zero Page X SBC aa X F5H 3FH 2 4 4 X X X Absolute SBC aaaa EDH 77H 3 4 4 X X X Absolute X SBC aaaa X FDH 7FH 3 4 4 X X X Absolute Y SBC aaaa Y F9H 7EH 3 4 4 X X X Indirect X SBC aa X E1H 3...

Page 45: ...PU12 Implied SEC 38H 58H 1 2 2 2 2 2 N V D I Z C C Unconditionally Set SED Set Decimal Mode to 1 D Å1 Available Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Implied SED F8H 7AH 1 2 2 X X X X Not available N V D I Z C D Unconditionally Set SEI Set Interrupt Disable flag to 1 I Å1 Disable Interrupt Available Instructio...

Page 46: ...nstruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Zero Page SET aa 0 8FH E5H 2 5 X X X X Zero Page SET aa 1 9FH EDH 2 5 X X X X Zero Page SET aa 2 AFH F5H 2 5 X X X X Zero Page SET aa 3 BFH FDH 2 5 X X X X Zero Page SET aa 4 CFH E7H 2 5 X X X X Zero Page SET aa 5 DFH EFH 2 5 X X X X Zero Page SET aa 6 EFH F7H 2 5 X X X X Z...

Page 47: ...e STA aa 85H 25H 2 3 3 3 3 3 Zero Page X STA aa X 95H 2DH 2 4 4 4 4 4 Absolute STA aaaa 8DH 65H 3 4 4 X X X Absolute X STA aaaa X 9DH 6DH 3 4 5 X X X Absolute Y STA aaaa Y 99H 6CH 3 4 5 X X X Indirect X STA aa X 81H 24H 2 6 6 6 6 6 Indirect Y STA aa Y 91H 2CH 2 6 6 X X X X Not available N V D I Z C STX Store Register X in memory M Å X Available Instruction No Cycles Addressing mode Assembly Langua...

Page 48: ...bly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Zero Page STY aa 84H 21H 2 3 3 X X X Zero Page X STY aa X 94H 29H 2 4 4 X X X Absolute STY aaaa 8CH 61H 3 4 4 X X X X Not available N V D I Z C TAX Transfer Accumulator to Index X X Å A Available Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02...

Page 49: ...2 X X X X Not available N V D I Z C N Set if the result is negative Z Set if the result is 0 TST Bit Test Read and judge BITn of aa Available Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Zero Page TST aa 0 07H 85H 2 3 X X X X Zero Page TST aa 1 17H 8DH 2 3 X X X X Zero Page TST aa 2 27H 95H 2 3 X X X X Zero Page TST ...

Page 50: ... N V D I Z C N Set if the result is negative Z Set if the result is 0 TXA Transfer Register X to Accumulator A Å X Available Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Implied TXA 8AH E0H 1 2 2 2 X 2 X Not available N V D I Z C N Set if the result is negative Z Set if the result is 0 TXS Transfer Register X to Stac...

Page 51: ...nplus reserves the rights to change this documentation without prior notice 09 13 2005 51 Available Instruction No Cycles Addressing mode Assembly Language Form 6502 Opcode Sunplus Opcode No Bytes 65b02 65n02 65r02 65s02 CPU12 Implied TYA 98H 68H 1 2 2 X X X X Not available N V D I Z C N Set if the result is negative Z Set if the result is 0 ...

Page 52: ...iate 2 ADC aa Zero page 3 ADC aa X Zero page Indexed X 4 ADC aaaa Absolute 5 ADC aaaa X Absolute Indexed X 6 ADC aaaa Y Absolute Indexed Y 7 ADC aa X Indexed Indirect X 8 ADC aa Y Indirect Indexed Y 9 AND dd Immediate 10 AND aa Zero page 11 AND aa X Zero page Indexed X 12 AND aaaa Absolute 13 AND aaaa X Absolute Indexed X 14 AND aaaa Y Absolute Indexed Y 15 AND aa X Indexed Indirect X 16 AND aa Y ...

Page 53: ...a Absolute 27 BMI Relative 28 BNE Relative 29 BPL Relative 30 BRK Implied 31 BVC Relative 32 BVS Relative 33 CLC Implied 34 CLD Implied 35 CLI Implied 36 CLR aa BITn Zero page 37 CLV Implied 38 CMP dd Immediate 39 CMP aa Zero page 40 CMP aa X Zero page Indexed X 41 CMP aaaa Absolute 42 CMP aaaa X Absolute Indexed X 43 CMP aaaa Y Absolute Indexed Y 44 CMP aa X Indexed Indirect X 45 CMP aa Y Indirec...

Page 54: ... Indexed X 56 DEX Implied 57 DEY Implied 58 EOR dd Immediate 59 EOR aa Zero page 60 EOR aa X Zero page Indexed X 61 EOR aaaa Absolute 62 EOR aaaa X Absolute Indexed X 63 EOR aaaa Y Absolute Indexed Y 64 EOR aa X Indexed Indirect X 65 EOR aa Y Indirect Indexed Y 66 INC aa Zero page 67 INC aa X Zero page Indexed X 68 INC aaaa Absolute 69 INC aaaa X Absolute Indexed X 70 INV aa BITn Zero page 71 INX ...

Page 55: ...te Indexed Y 82 LDA aa X Indexed Indirect X 83 LDA aa Y Indirect Indexed Y 84 LDX dd Immediate 85 LDX aa Zero page 86 LDX aa Y Zero page Indexed Y 87 LDX aaaa Absolute 88 LDX aaaa Y Absolute Indexed Y 89 LDY dd Immediate 90 LDY aa Zero page 91 LDY aa X Zero page Indexed X 92 LDY aaaa Absolute 93 LDY aaaa X Absolute Indexed X 94 LSR A Accumulator 95 LSR aa Zero page 96 LSR aa X Zero page Indexed X ...

Page 56: ... Y 106 ORA aa X Indexed Indirect X 107 ORA aa Y Indirect Indexed Y 108 PHA Implied 109 PHP Implied 110 PLA Implied 111 PLP Implied 112 ROL A Accumulator 113 ROL aa Zero page 114 ROL aa X Zero page Indexed X 115 ROL aaaa Absolute 116 ROL aaaa X Absolute Indexed X 117 ROR A Accumulator 118 ROR aa Zero page 119 ROR aa X Zero page Indexed X 120 ROR aaaa Absolute 121 ROR aaaa X Absolute Indexed X 122 R...

Page 57: ... aa Y Indirect Indexed Y 132 SEC Implied 133 SED Implied 134 SEI Implied 135 SET aa BITn Zero page 136 STA aa Zero page 137 STA aa X Zero page Indexed X 138 STA aaaa Absolute 139 STA aaaa X Absolute Indexed X 140 STA aaaa Y Absolute Indexed Y 141 STA aa X Indexed Indirect X 142 STA aa Y Indirect Indexed Y 143 STX aa Zero page 144 STX aa Y Zero page Indexed Y 145 STX aaaa Absolute 146 STY aa Zero p...

Page 58: ...D I n t e r n a t i o n a l L i m i t e d U s e O n l y CPU6502 Instruction Manual v2 1 Sunplus reserves the rights to change this documentation without prior notice 09 13 2005 58 No Instruction Address Mode 65b02 65n02 65r02 65s02 CPU12 155 TYA Implied ...

Page 59: ...Click below to find more Mipaper at www lcis com tw Mipaper at www lcis com tw ...

Search results

Summary of Contents for CPU6502

Reviews:

Related manuals for CPU6502

Brands by name

Popular brands

SunPlus CPU6502, Instruction Manual

Search results

Summary of Contents for CPU6502

Reviews:

Related manuals for CPU6502

Brands by name

Popular brands