Sun Microsystems Sun Blade 100, Service Manual

Page: 185 / 222

Appendix C Functional Description C-3
C.2 Motherboard Components
This section describes all the Sun Blade 100 system components. Most of the devices
are connected through the PCI interface that is supported by the CPU. The CPU has
one 32-bit 33/66 MHz PCI bus. The PCI bus from the CPU is 3.3V. All the PCI
devices on the motherboard are 3.3V devices. The 5-volt PCI cards are supported
through plug-in slots on the secondary bus of the PCI-PCI bridge. The PCI bus runs
at 33 Mhz.
This section discusses the following topics:
■
Section C.2.1 “CPU” on page C-3
■
Section C.2.2 “IChip2 ASIC” on page C-4
■
Section C.2.3 “SouthBridge ASIC” on page C-4
■
Section C.2.4 “PCI Graphics” on page C-6
■
Section C.2.5 “PCIO-2 ASIC” on page C-6
■
Section C.2.6 “PCI to PCI Bridge ASIC” on page C-7
■
Section C.2.7 “Flash PROM” on page C-7
■
Section C.2.8 “Smart Card Interface” on page C-8
■
Section C.2.9 “NVRAM/TOD” on page C-9
C.2.1 CPU
The system CPU is the UltraSPARC-IIe processor. The CPU is a high-performance,
highly-integrated superscalar processor implementing the SPARC-V9 64-bit RISC V9
architecture. A PCI bus controller (rev. 2.1 compatible) and a memory management
unit that supports synchronous DRAM are integrated into the unit.
The CPU
integrates the L2 cache megacell, which contains a total of 256 Kbytes of L2
cache. The CPU uses a pipelined L2 cache which requires the L2 cache to sustain
the bandwidth of two-cycle throughput.
The CPU characteristics and associated features include:
■
SPARC-V9 architecture compliant
■
Binary compatibility with all SPARC application code
■
16 Kbyte non-blocking data cache
■
16 Kbyte instruction cache with single cycle branch following
■
Power management
■
PCI interface
■
Memory management unit (MMU)