Block diagram
L6482
8/73
Doc ID 023768 Rev 1
1 Block
diagram
Figure 1.
Block diagram
ADC
Ch
a
rge
p
u
mp
V
dd
S
PI
C
u
rrent
s
en
s
ing
S
TBY/RE
S
ET
FLAG
C
S
CK
S
DO
S
DI
BU
S
Y/
S
YNC
S
W
S
TCK
DGND
VDD
ADCIN
VCC
CP
VBOOT
PGND
V
S
CORE
LOGIC
VCC
HVGA1
LVGA1
HVGA2
LVGA2
HVB1
LVGB1
OUTA1
OUTA2
OUTB1
HVGB2
LVGB2
OUTB2
V
b
oot
V
b
oot
V
b
oot
V
b
oot
V
S
EN
S
EA
V
S
EN
S
EB
AGND
VCC
VCC
VCC
Volt
a
ge reg.
VCC
V
S
REG
VCC REG
Ext. O
s
c. driver
&
Clock gen.
O
S
CIN
O
S
COUT
16 MHz
O
s
cill
a
tor
Temper
a
t
u
re
s
en
s
ing
VREG
Volt
a
ge reg.
VREG
AM150
3
1v1