ST EVALSPEAr320HMI, User Manual, Page: 10 / 36

Block descriptions and configurations EVALSPEAr320HMI
10/36 Doc ID 18410 Rev 3
4.2 Ethernet
The board has one Ethernet PHY (U300) connected through the media-independent
interfaces (MII) to the Ethernet MAC on the CPU board processor.
Ethernet PHY default MII addresses: 0x01
Two LEDs embedded in the RJ45 connector (CN300) indicate the line status:
●
The green LED is on whenever the Ethernet is linked.
● The yellow LED blinks during TX or RX activity.
Table 1 lists the Ethernet Phy default configuration.
4.3 TFT LCD with touch
The expansion board has one 5.7” LCD screen that is attached to the internal SPEAr320
LCD controller.
TFT LCD display characteristics
●
Resolution: 640 x 480 pixels
● Display colors: up to 16.7M
●
24-bit RGB parallel interface
The LCD module has white LED backlight and a resistive touch panel. The complete LCD
module, including backlight, is connected to the 3.3V power domain. LED backlight can be
manually powered on or off using JP600; if JP600 is left open, the backlight can be powered
by the microprocessor PWM signal (PWM0). See
Table 2
Table 1. Ethernet PHYU300 default configuration
Function Default configuration
Auto negotiation Enabled
10/100 Mbits 100 Mbits selected for auto negotiation advertisement
Half/Full duplex Full duplex selected for auto negotiation advertisement
Internal Loopback Disabled
Power down Disabled (PHY is not in Power down)
MII/RMII mode MII selected
Table 2. LCD module backlight control
Jumper Description Configuration
JP600
LCD backlight: on; Intensity: 100%
LCD backlight: off; Intensity: 0%
LCD backlight can be controlled using MPU PWM channel 0
Intensity: according to the PWM duty cycle
Recommended signal operational frequency: 1.5 kHz
1 2 3
1 2 3
1 2 3
www.BDTIC.com/ST