Sony SCD-XA9000ES - Es Super Audio Cd Player, Service Manual

Page: 75 / 124

75
SCD-XA9000ES
Pin No. Pin Name I/O Description
46 IGEN I Stabilized current input for operational amplifiers
47 AVDD0 —
Power supply terminal (+3.3V) (analog system)
48 ASYO O
EFM full-swing output terminal
49 ASYI I Asymmetry comparator voltage input terminal
50 RFAC I
EFM signal input from the SACD/CD RF amplifier
51 AVSS1 —
Ground terminal (analog system)
52 CLTV I Internal VCO control voltage input terminal
53 FILO O
Filter output for master PLL
54 FILI I
Filter input for master PLL
55 PCO O Charge pump output for master PLL
56 AVDD1 —
Power supply terminal (+3.3V) (analog system)
57 BIAS I
Asymmetry circuit constant current input terminal
58 VCTL I VCO control voltage input terminal for the wideband EFM PLL Not used
59 V16M O
VCO oscillation output terminal for the wideband EFM PLL Not used
60 VPCO O
Charge pump output terminal for the wideband EFM PLL Not used
61 DVDD2 — Power supply terminal (+3.3V) (digital system)
62 ASYE I
Asymmetry circuit on/off control signal input terminal
“L”: off, “H”: on Fixed at “H” in this set
63 MD2 I
Digital out on/off control signal input from the CPU
“L”: digital out off, “H”: digital out on
64 DOUT O Digital audio signal output terminal
65 LRCK O
L/R sampling clock signal (44.1 kHz) output to the SACD decoder and D/A converter
66 PCMD O
Serial data output to the SACD decoder and D/A converter
67 BCLK O Bit clock signal (2.8224 MHz) output to the SACD decoder and D/A converter
68 EMPH O
“L” is output when playback disc is emphasis off
“H” is output when playback disc is emphasis on Not used
69 XTSL I
Input terminal for the system clock frequency setting
“L”: 16.9344 MHz, “H”: 33.8688MHz Fixed at “H” in this set
70 DVSS2 —
Ground terminal (digital system)
71 XTAI I
System clock input terminal (33.8688 MHz)
72 XTAO O
System clock output terminal (33.8688 MHz) Not used
73 SOUT O
Serial data output terminal Not used
74 SOCK O
Serial data reading clock signal output terminal Not used
75 XOLT O
Serial data latch pulse signal output terminal Not used
76 SQSO O Subcode Q data output to the CPU
77 SQCK I
Subcode Q data reading clock signal input from the CPU
78 SCSY I
Input terminal for resynchronism of guard subcode sync (S0+S1) Not used
79 SBSO O Subcode serial data output to the SACD decoder
80 EXCK I
Subcode serial data reading clock signal input to the SACD decoder