Sony MDX-C7900, Service Manual

Page: 42 / 62

– 60 –
Pin No. Pin Name I/O Function
47 UNIREQ O Data request signal output terminal (for SONY bus) “H”: request on Not used (open)
48 UNCKI I Serial data transfer clock signal input from the master controller (IC700) (for SONY bus)
49 UNISI I Serial data input from the SONY bus interface (IC600)
50 UNISO O Serial data output to the SONY bus interface (IC600)
51 MD-CKO O Serial data transfer clock signal output to the CXD2652AR (IC301) and CXA2523R (IC302)
52 MD-SI I Reading serial data signal input from the CXD2652AR (IC301)
53 NCO O Not used (open)
54 SENS I
Internal status (SENSE) input from the CXD2652AR (IC301)
55 CC-XINT
I Interrupt status input from the CXD2652AR (IC301)
56 LIMIT-IN
I
Detection input from the sled limit-in detect switch (S903)
The optical pick-up is inner position when “L”
57 EJT-KEY I
Eject request signal input terminal “L”: eject on Not used (fixed at “H”)
58 ERROR-PWM O
PWM error monitor output terminal (C1and ATER is output when test mode) Not used (open)
59 MD-RST O
Reset signal output to the CXD2652AR (IC301) and BH6511FS (IC303) “L”: reset
60 BU-IN I
Battery detect signal input from the SONY bus interface (IC600) and battery check circuit
“H”: battery on
61 BUS-ON I
SONY bus on/off control signal input from the master controller (IC700) “L”: bus on
62 SQSY
I
Subcode Q sync (SCOR) input from the CXD2652AR (IC301)
“L” is input every 13.3 msec Almost all, “H” is input
63 C-SW I
Inputs the disc loading start or disc eject completion detect switch (S901) detection signal
“L”: When start or eject completed of the disc loading operation
64 MD-LAT O
Serial data latch pulse signal output to the CXD2652AR (IC301) and CXA2523R (IC302)
65 MD-ON O
Power supply on/off control signal output of the MD mechanism deck section main power supply
“H”: power on
66 DEEMP O
Emphasis on/off control signal output terminal “H”: emphasis on Not used
67 A-MUTE O
Audio muting on/off control signal output terminal Not used
68 NCO O
Not used (open)
69 TSTCKO O
Output of clock signal for the test mode display Not used (open)
70 TSTSO O
Output of data for the test mode display Not used (open)
71 TSTMOD I
Setting terminal for the test mode “L”: test mode, “H”: normal mode
72 VCC —
Power supply terminal (+5V)
73 NC —
Not used (fixed at “H”)
74 to 77
TOUT0 to TOUT3
O
Output of the 4
×
8 matrix test keys Not used (open)
78 to 80 TIN0 to TIN2 I/O Input of the 4
×
8 matrix test keys (“L” is always output, except in test mode) Not used (open)
*1 Loading motor (M903) control
LOAD (pin
6
)
“H” “L” “H” “L”
EJECT (pin
7
)
“L” “H” “H” “L”
Terminal
Operation
IN OUT BRAKE STOP