D-EJ985
11
11
5-2.
BLOCK DIAGRAM – MAIN Section (2/2) –
G
6
24
79
30
26
25
B+ SWITCH
Q301
LINE MUTING
CONTROL SWITCH
Q302
P21
AD SEL
XRST
BEEP
AD RMKEY
AD KEY
SYSTEM CONTROLLER
IC801(2/3)
VCC3
(LINE OUT JACK)
J301
LINE OUT
(OPTICAL)
OPTICAL
TRANSCEIVER
31
TSB
VCPU 2V
TSB
RMKEY
GND
J302
i
S805, 806, 808, 809
4
3
2
1
VCPU B+
IN_L
IN_R
HEADPHONE AMP
IC301
13
12
OUT_L
OUT_R
BEEPO_L
BEEPO_R
4
9
PW_SW
MUTE_SW
17
BEEP
15
PW SW
BEEP
MUTE SW
18
SL807
(TEST)
HPL
HPR
D
F
H
E
DOUT
AOUTL
AOUTR
LRMU
XRST
MUTING
Q303
• SIGNAL PATH
: CD PLAY (ANALOG OUT)
: CD PLAY (OPTICAL OUT)
3
10
39
A
VLS
LIMIT
NORM
VCPU B+
S802
AVLS
38
ESP
2
1
VCPU B+
S803
G-PROTECTION
(Page 10)
(Page 10)
(Page 10)
(Page 10)
(Page 10)