
2-20
BVP-950
BVP-950P
IC
1
2
3
4
5
6
7
8
9
10
GND
NC
NC
NC
NC
V
DD(
+
3V)
AO1
OUT
AO2
OUT
AO3
OUT
AO4
OUT
20
19
18
17
16
15
14
13
12
11
GND
NC
NC
NC
NC
V
DD(
+
5V)
DI
IN
CLK
IN
LD
IN
DO
OUT
17
16
15
4
5
6
7
14
DI
LD
AO1
AO2
AO3
AO4
DO
INPUT
CLK
DI
LD
OUTPUT
AO1 - AO4
DO
; CHIFT CLOCK
; SERIAL DATA
; DECODER AND D/A REGISTER TO LOAD
; ANALOG DATA
; MBS BIT DATA IN 15-BIT SHIFT REGISTER
D12
0
0
0
0
1
1
1
1
D13
0
0
1
1
0
0
1
1
D14
0
1
0
1
0
1
0
1
ADDRESS SELECT
DON'T CARE
AO1 SELECT
AO2 SELECT
AO3 SELECT
AO4 SELECT
DON'T CARE
DON'T CARE
DON'T CARE
0
1
; LOW LEVEL
; HIGH LEVEL
C-MOS 12-BIT D / A CONVERTER WITH OPERATIONAL AMPLIFIER
—TOP VIEW—
MB88141APFV-ER (FUJITSU)FLAT PACKAGE
MB88351PFV (FUJITSU)FLAT PACKAGE
MB88351PFV-ER
8-BIT
(R-2R)
D/A CONV.
8-BIT
LATCH
8
8
+
_
AO1
8-BIT
(R-2R)
D/A CONV.
8-BIT
LATCH
8
8
+
_
AO4
8-BIT
(R-2R)
D/A CONV.
8-BIT
LATCH
8
8
+
_
AO5/D7
8-BIT
(R-2R)
D/A CONV.
8-BIT
LATCH
8
8
+
_
AO12/D0
12
8
IIC BUS
INTERFACE
D/A & I/O
CONTROL LOGIC
8
SDA
21
SCL
20
CS2
18
CS1
17
CS0
16
MOD
19
1
4
5
12
15-BIT
SHIFT
REGISTER
ADDRESS
DECODER
12-BIT
LATCH
12-BIT
LATCH
12-BIT R-2R
D/A
CONVERTER
12-BIT R-2R
D/A
CONVERTER
DI
CLK
D12
|
D14
D12
|
D14
3
17
16
LD
15
12
4CH
1
2
3
4
1CH
4
5
6
7
14
AO1
AO2
AO3
AO4
DO
12
12
AMP
AMP
INPUT
CS0 - CS2
MOD
SCL
OUTPUT
AO1 - AO12
: CHIP SELECT
: MODE SELECT (
*
NOTE)
: SHIFT CLOCK
; 8-BIT D/A
H
L
CS2
0
1
AO1
AO2
AO3
AO4
AO5/D7
AO6/D6
AO7/D5
AO8/D4
AO9/D3
AO10/D2
AO11/D1
AO12/D0
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
GND
V
SS
1
V
DD
1
V
DD
2
V
SS
2
V
DD (
+
5 V)
SDA
SCL
MOD
CS2
CS1
CS0
21
20
19
18
17
16
SDA
SCL
MOD
CS2
CS1
CS0
AO1
AO2
AO3
AO4
AO5/D7
AO6/D6
AO7/D5
AO8/D4
AO9/D3
AO10/D2
AO11/D1
AO12/D0
1
2
3
4
5
6
7
8
9
10
11
12
V
DD
>
V
DD
1 > V
SS
1
V
DD
1
_
V
SS
1
>
+
2.0V
V
DD
>
V
DD
2 > V
SS
2
V
DD
2
_
V
SS
2
>
+
2.0V
D/A CONVERTER
4ch (AO1 - AO4)
8ch (AO1 - AO8)
I/O EXPAND
8-BIT (D7 - D0)
4-BIT (D3 - D0)
D/A CONVERTER
*
NOTE :
INPUT/OUTPUT
D0 - D7
SDA
: PARALLEL DATA
: SERIAL DATA
C-MOS D/A CONVERTER
—TOP VIEW—
Summary of Contents for BVP-950 Series
Page 4: ......
Page 28: ......
Page 122: ......
Page 133: ......
Page 154: ......
Page 156: ......
Page 158: ......
Page 164: ......
Page 166: ......
Page 168: ......
Page 170: ......
Page 177: ......
Page 242: ......
Page 276: ......
Page 286: ......
Page 297: ......
Page 311: ......
Page 324: ......
Page 326: ......
Page 334: ......
Page 339: ......
Page 344: ......
Page 348: ......
Page 350: ......
Page 360: ......
Page 408: ......
Page 430: ......
Page 436: ......
Page 438: ......
Page 441: ......
Page 442: ......
Page 444: ......
Page 472: ......
Page 475: ......
Page 489: ......
Page 490: ......
Page 492: ......
Page 522: ......
Page 542: ......
Page 548: ......
Page 551: ......
Page 557: ......
Page 558: ......