Sony BVP-550, Maintenance Manual

Page: 368 / 924

6-4
BVP-550
HM53461JP-12(HITACHI)(ACCESS TIME=120ns)PLCC MP7670AS(MICRO POWER SYSTEMS)FLAT PACKAGE
Others
LATCH A D/A A
A V
A V
B V
B V
D/A B LATCH B
LATCH C D/A C
C V
C V
LATCH D D/A D
D V
D V
LATCH E D/A E
E V
E V
LATCH F D/A F
F V
F V
LATCH G D/A G
G V
G V
LATCH H D/A H
H V
H V
+
-
-
+
-
+
-
+
-
+
-
+
-
+
-
+
23
2
4
3
5
1
22
24
8
10
9
11
14
12
15
13
LOGIC
CONTROL
SERIAL SHIFT
REGISTER
D7
TO
D0 A3 A2 A1 A0
7
20
17
16
PR
LD
DI
CK
6
GND
18
DO
I/O BUFFER
SI/O BUFFER
VBB
GENERATOR
SC CLOCK
GENERATOR
SOE CLOCK
GENERATOR
TRANSFER
CONTROL
OE CLOCK
GENERATOR
WRITE MASK
GENERATOR
WE CLOCK
GENERATOR
WE
7
CAS
CAS
SI/O1
18
18
2
SI/O2
3
SI/O3
22
SI/O4
23
RAS
RAS
8
8
A0-A7
13-17 9-11
CAS CLOCK
GENERATOR
RAS CLOCK
GENERATOR
X ADDRESS
BUFFER
Y ADDRESS
BUFFER
REFRESH ADDRESS
COUNTER
Y DECODER
X DECODER
64K x 4
MEMORY
ARRAY
256 x 4 DATA
REGISTER
POINTER
I/O1
5
I/O2
6
I/O3
19
I/O4
20
DT/OE
4
SOE
21
SC
1
C-MOS 8-BIT 8CHANNEL D/A CONVERTER
— TOP VIEW —
1 24
23 2
D V
OUT
22 3
IN
21 4
20 5
19 6
18 7
17 8
GND
DD
V
(+5V)
5 3
2 4
1 23
24
10
12
13
18
A
B
C
A
B
C
D
E
G
H
DO
CK
DI
; CLOCK INPUT
; SERIAL DATA INPUT
; DATA OUTPUT DO
PR ; PRESET INPUT
; DATA LOAD CONTROL INPUT LD
F V
E V
12 13
11 14
OUT
10 15
OUT
9 16
(–5V)
V
SS
OUT
C V
OUT
B V
A V
B V
A V
IN
PR
IN
E V
IN
F V
IN
OUT
G V
OUT
IN
C V
D V
DI
LD
H V
G V
H V
IN
IN
CK
OUT
DO
D
22
E
8
F
9
G
14
H
15
PR
7
LD
16
DI
20
17
F
11 IN
IN
IN
IN
OUT
1 GND
2
3
4
5
6
7
8
9
10
11
12
17
16
15
14
11
10
9
13
8
1
18
7
4
21
5
A0
A1
A2
A3
A4
A5
A6
A7
RAS
CAS
WE
DT/OE
SOE
I/O1
A0-A7
CAS
DT/OE
I/O1-I/O4
RAS
SC
SI/O1-SI/O4
SOE
WE ADDRESS INPUT
COLUMN ADDRESS STROBE INPUT
DATA TRANSMISSION/OUTPUT ENABLE INPUT
RAM PORT DATA INPUT/OUTPUT
ROW ADDRESS STROBE INPUT
SERIAL CLOCK INPUT
SAM PORT DATA INPUT/OUTPUT
SAM PORT ENABLE INPUT/OUTPUT
WRITE ENABLE INPUT ;
;
;
;
;
;
;
;
;
I/O2
I/O3
I/O4
SI/O1
SI/O2
SI/O3
SI/O4
6
19
20
2
3
22
23
24
PIN
No.
23
22
21
20
19
18
17
16
15
14
13 V
CC (+5V)
1
2
3
4
5
6
7
8
9
10
11
12
I/O
—
I/O
I/O
—
I/O
I/O
—
—
I
I
I
—
SIGNAL
SC
SI/O1
SI/O2
DT/OE
I/O1
I/O2
WE
RAS
A6
A5
A4
V
CC
SIGNAL
A7
A3
A2
A1
A0
CAS
I/O3
I/O4
SOE
SI/O3
SI/O4
GND
PIN
No.
13
14
15
16
17
18
19
20
21
22
23
24
I/O
I
I
I
I
I
—
I/O
I/O
—
I/O
I/O
—
C-MOS 64K WORD x 4 BIT MULTI PORT RAM
—TOP VIEW—