Sony AVD-S50, Service Manual

Page: 33 / 122

33
AVD-S50/S50ES
• DVD BOARD IC801 CXD2752R (DSD DECODER)
Pin No. Pin Name I/O Pin Description
1 VSCA0 — Ground terminal (for core)
2 XMSLAT I Serial data latch pulse signal input from the mechanism controller
3 MSCK I Serial data transfer clock signal input from the mechanism controller
4 MSDATI I Serial data input from the mechanism controller
5 VDCA0 — Power supply terminal (+2.5 V) (for core)
6 MSDATO O Serial data output to the mechanism controller
7 MSREADY O Ready signal output to the mechanism controller “L”: ready
8 XMSDOE O Serial data output enable signal output terminal Not used. (Open)
9 XRST I Reset signal input from the mechanism controller “L”: reset
10 SMUTE I Soft muting on/off control signal input from the mechanism controller “H”: muting on
11 MCKI I Master clock signal (33.8688 Mhz) input
12 VSIOA0 — Ground terminal (for I/O)
13 EXCKO1 O Master clock signal (33.8688 MHz) output to the digital audio processor
14 EXCKO2 O External clock 2 signal output terminal Not used. (Open)
15 LRCK O L/R sampling clock signal (44.1 kHz) output terminal Not used. (Open)
16 F75HZ O Not used. (Open)
17 VDIOA0 — Power supply terminal (+3.3 V) (for I/O)
18 to 25 MNT0 to MNT7 O Monitor signal output terminal Not used. (Open)
26 TCK I Clock signal input from the DVD system processor
27 TDI I Serial data input from the DVD system processor
28 VSCA1 — Ground terminal (for core)
29 TDO O Serial data output to the DVD system processor Not used. (Open)
30 TMS I MS signal input from the DVD system processor
31 TRST I Reset signal input from the DVD system processor “L”: reset
32 to 34 TEST1 to TEST3 I Input terminal for the test (normally: fixed at “L”)
35 VDCA1 — Power supply terminal (+2.5 V) (for core)
36 UBIT O Not used. (Open)
37 XBIT O Not used. (Open)
38 to 41 SUPDT0 to SUPDT3 O Supplementary data output terminal Not used. (Open)
42 VSIOA1 — Ground terminal (for I/O)
43, 44 SUPDT4, SUPDT5 O Supplementary data output terminal Not used. (Open)
45 VDIOA1 — Power supply terminal (+3.3 V) (for I/O)
46, 47 SUPDT6, SUPDT7 O Supplementary data output terminal Not used. (Open)
48 SUPEN O Supplementary data enable signal output terminal Not used. (Open)
49 VSCA2 — Ground terminal (for core)
50 NC O Not used. (Open)
51, 52 TEST4, TEST5 I Input terminal for the test (normally: fixed at “L”)
53 NC O Not used. (Open)
54 VDCA2 — Power supply terminal (+2.5 V) (for core)
55, 56 NC O Not used. (Open)
57 BCKASL I
Input/output selection signal input terminal of bit clock signal (2.8224 MHz) for
DSD data output “L”: input (slave), “H”: output (master) Fixed at “H” in this set.
58 VSDSD0 — Ground terminal (for DSD data output)
59 BCKAI I Bit clock signal (2.8224 MHz) input terminal for DSD data output Not used. (Open)
60 BCKAO O Bit clock signal (2.8224 MHz) output terminal for DSD data output Not used. (Open)