background image

Summary of Contents for 6ES5-424

Page 1: ...ors 1 and 2 MM3 MM2 3 3 3 Scaler 2 FOUT Pulse Source MM7 MM4 3 3 4 Scaler 2 FOUT Scaling Factor MM11 MM8 3 3 5 Scaler 2 FOUT Enable MM12 3 3 6 Scaler 1 Counting Mode MM15 3 3 7 Bits MM14 and MM13 3 4 CM Counter Mode Register AM 9513 3 4 1 Output Selection CM2 CM0 3 4 2 Counting Direction CM3 3 4 3 Counting Mode CM4 3 4 4 Counting Type CM5 3 4 5 Reloading Selection CM6 3 4 6 Special Function Enable...

Page 2: ...r active low states These three interrupts operate separately and are not influenced by counters 1 2 or 3 1 l 5 Scaler 1 An internal scaler is available whose five fixed frequency outputs can be routed to the input of any of the counters or the input of Scaler 2 The 2 MHz system clock is used as the input frequency to the scaler The outputs are scaled infactors of 10 or 16 from the input frequency...

Page 3: ...t register 1 3 2 Counter Mode Register AM 9513 There is one Counter Mode register CM for each of the five 1 4 6ES5 242 Module Registers counters The counter mode registers are used to provide The 6 5 2 4 2 module has several registers which are not control setup and operation of each individual counter found in the AM 9513 or the AM 9519 chips These registers These functions include are used for v...

Page 4: ... interrupts that have occurred You may read the contents of the lnterrupt lnformation register to determine which interrupt has occurred 1 4 5 Error Signal Register The Error Signal register FEM is a 16 bit register which may be read to determine if one of several errors has occurred A group interrupt will be sent to the PC if the error bit in the lnterrupt Mask register is set 1 4 6 Result of Cou...

Page 5: ... selectable jumpers With jumpers All A4 there are 255 different addresses selectable for the module o represents the sub address A3 AO Each module has 16 internal addresses which are relative to the module s address 2 2 Switch S2 Group Interrupts NOTE If your PC is not the S5 150S all jumpers on Switch S2 should be open andthe settingof switchS2 isnot necessary Switch S2 is used in conjunction wit...

Page 6: ... a 210 bus interrupt PL4 available The program response to each of the available interrupts must be written in assembly language The interrupt handlingsystemforthe S5 210 system is beyond the scope of this manual and the reader should refer to the instruction manual for the S5 210 system Jumper Description 8 9 System Interrupt IRA 7 10 System Interrupt IRB 6 11 System Interrupt IRC 5 12 System Int...

Page 7: ...ser see section 3 3 Master Mode Register For example if you connect the counter input of counter lto the FOUT signal and you would like to use the FOUT signal for an input to counter 2 you would specify counter 1 as the pulse source in the counter mode register of counter 2 Counter External Input F2 Scaler FOUT 1 1 2 0 2 20 2 3 18 4 1 8 3 5 1 6 6 1 6 4 7 1 4 8 14 5 9 12 10 12 2 6 Switch S6 Gate ln...

Page 8: ...cted 8 Ax Counter Output X signal 9 AxM Counter Output X external voltage minus NOTE x 1 5 Figure 2 2 242 Module Plug Connector Pinot figure 2 1 242 Module Plug Connector Block Diagram Plug Connector Pinout Connector 2 8 2 Counter and Gate Inputs The counter and gate inputs which are connected through the front connectors of the module are galvanically isolated by means of optocouplers The input c...

Page 9: ...utputs are galvanically isolated by means of optocouplers The outputs are the equivalent of P switches and are current limited Driving distance is a function of the external voltage source and of course the type of wire used Distancesof 200 meters and beyond are attainable Figure 2 6 illustrates the counter output circuitry configuration Figure 2 6 Counter Output Circuitry Description Ax High Leve...

Page 10: ... Software Blocks Exercise extreme caution when using this feature with standard software as these two opera tions may interfere with each other Sub Register name Address Write Operation xxxO Control xxxl not assigned xxx2 Function Number xxx3 not assigned xxx4 lnterrupt Mask High xxx5 lnterrupt Mask Low m 6 Master Mode High xxx7 Master Mode Low xxx8 Counter Mode High xxx9 Counter Mode Low xxxA Loa...

Page 11: ... O O O O O O T not used Error Signal P Ready Signal 1 interrupt enabled 2 interrupt disabled When the error signal enable bit of the INTM is set to a logic 1 a group interrupt will occur when an error occurs in the FEM register You must check the IN1 register to identify the interrupt within the INTM register and then check the FEM register to identify the initial cause of the interrupt When the r...

Page 12: ...0Hz 1 0 Input frequency scaled for 60Hz 1 1 Input frequency scaled for 100 Hz 3 3 2 Comparators 1 and 2 MM3 MM2 The comparator function of the AN 9513 will allow Counters 1 and 2 to perform a 16 bit compare function The actual value of the counter is compared to the value stored in the alarm register for the counter Enabling the compare function for the counter will enable special circuitry in the...

Page 13: ... 12 11 10 9 8 Pulse Source Selection Pulse Edge Selection IGate Control 3 4 1 Output Selection CM2 CM0 Bits CM2 CM0 of the CM registers allow selection of several different counter output modes The output of each counter is connected to the AM 9519 interrupt controller and also to the respectivefront connector of the module CM2 CM1 CM0 0 0 0 0 0 1 0 1 0 0 1 l l 0 0 1 0 1 1 1 0 1 1 1 TC Terminal Co...

Page 14: ...ers 3 4 6 Special Function Enable CM7 This bit is used to enable or disable special functions which are associatedwith gatecontrol bits CM15 CM13 Thesetting of this bit isagaindependent onthe counter s operatingmode CM7 Gate Control 0 Special Function disabled 1 Special Function enabled 3 4 7 Pulse Source Selection CM11 CM8 CM11 CM10 CM9 CM8 Description of pulse source Counter output n l Counter i...

Page 15: ... 0 0 Reloading Load Register This mode is the same as mode A with the exception that i the counter will only be allowed to count when the gate input is in its active state This allows the user to shut the counting process off by placing the gate input to an inactive state 3 5 3 Mode C Counter Register Setup CM15 CM14 CM13 CM7 CM6 CM5 Special Function not enabled Counting Type Count once E D G E 0 ...

Page 16: ...create an output waveform which has two different cycletimes The counter once started by an ARM command will count continuously until it is stopped by a DISARM command The counter will first be loaded with the value in the Hold register and will then count until TC is reached Upon occurrence of TC the counter will be loaded from the Load register Each time TC is reached the counter will alternate ...

Page 17: ...G E 1 0 1 Reloading Load Register This mode is similiar to mode Q The difference is that the input to the gate is edge sensitive instead of level sensitive Once armed the counter will count until TC at which time it will stop and be reloaded from the Load register Countingwill be resumedwhen thefirst activeedgeisreceived at the gate input The counter will be retriggered on each occurrence of an ac...

Page 18: ...e the standard software FB159 the CTRL register will not be addressed directly A description of each of the functions is given in the preceding sections along with the equivalent BEFn parameter assignmentsfor FBI59 FBI59 is described in Chapter 4 NOTE Because of the processing time required by the 6ES5 242 module when a control word is received you must allow a period of 500 microseconds for the m...

Page 19: ... is important to have the appropriate values in the CM MM Load and Hold registers for each of the counters prior to the execution of the start function When executing a predefined function it is first necessary to store in the FNR register the function number that will be performed Then by using the Control Register the predefined function may be loaded in to the counter This was described in the ...

Page 20: ...has occurred while FNR 03H 7 15 not assigned 3 9 Result Of Counter Registers The Result of Counter registers are 16 bit registers that allow you to read the current counter value The counter contents are transferred to the transfer memory area of the module and are then availableto the user Readinga result of counter register does not affect the counter operation While using the standard software ...

Page 21: ...Also listed is an explanationfor eachof the parametersusedwithin thefunction block 0000 NAME PER ZTP 0001 BGDB W128 235 0002 P Q KSP only 150Sl135U see Software 0003 PAFE F 191 4 description 0004 BFEH F 191 5 0005 SFEH F 191 6 0006 4 1 3 Parameter BGDB BGDB The first byte specifies the module s peripheral address i e 128 The address range is from 128 to 240 Switch S1 on the module is used to selec...

Page 22: ...hich data word will bepointedto inDBDW Belowisalistof the DBDWvalues for each counter For an explanationof meaningsof each of the five data words refer to the next section Counter 1 DBDW data block xx data word 11 Counter 2 DBDW data block xx data word 18 Counter 3 DBDW data block xx data word 25 Counter 4 DBDW data block xx data word 32 Counter 5 DBDW data block xx data word 38 2 ST Start counter...

Page 23: ...o point to the data word which will bethe first word of the eightword block Note the DB in parameter DBDW must be the same DB as in FBI58 The first data word must be greater than 51 For an explanation of the meaning of each data word in the eight word block refer to the next section The eight word block will start at DW60 i e DBDW KY235 60 17 IN Reset interrupt bit This function is used to reset t...

Page 24: ...value DW39 lnterrupt Mask Register INTM DW40 Master Mode Register MM DW41 Counter Mode Register CM DW42 Load Register L DW43 Hold Register H DW44 unused DW45 Error Register Counter l DW46 Error Register Counter 2 DW47 Error Register Counter 3 DW48 Error Register Counter 4 DW49 Error Register Counter 5 DW50 TestILoad Register DW51 unused DW66 Result of Counter 4 Register E4 DW67 Result of Counter 5...

Page 25: ...not the point The idea of the example is to show that while using the PA function it is necessary to make sure that once the MM or the INTM is set that it is not changed without the user being aware of the FBI59 in turn provides an alarm register value for each of the five counters within the data block Only the values for counters 1 and 2 are of any use The values for counters 3 4 and 5 are irrel...

Page 26: ...APPENDIX A Module Layout Counter 1 Counter 2 Counter 3 Counter 4 Counter 5 r X1 Front System connector R22 I R28 L M C25 f f C24 10 1 L H K b G b r 10 L 0R25 C D ...

Page 27: ... p2 4 5 5 P2 2 M I I o I I 1 1 G l P I I o o I IN I I I M 9 5 M I I 3 18 I I 1 1 P 6 4 p 1 1 o I GATE OUT I I I S 8 0 I I 4 S61 Pulse Source Counter I Gate I Scaler 1 F I n l R I Alarm Load Hold Counter 3 P3 6 S51 P3 2 M I I 0 I I 1 1 G l 3 p 1 1 0 l IN I I I M 9 5 M I I 5 16 1 I 1 1 P 6 4 p 1 1 0 o l GATE OUT I I S 8 0 I I 6 S6 Pulse Source Counter I Gate R I Scaler 1 F I n l I Alarm Load Hold co...

Reviews: