![Rohde & Schwarz 1145.1010.04/05/06 Operating Manual Download Page 456](http://html1.mh-extra.com/html/rohde-and-schwarz/1145-1010-04-05-06/1145-1010-04-05-06_operating-manual_1477759456.webp)
Status Reporting System
R&S
®
ZVA/ZVB/ZVT
1145.1084.12 5.24
E-1
Service Request
The measuring device can send a service request (SRQ) to the controller. Usually this service request
causes an interrupt, to which the control program can react appropriately.
Initiating an SRQ
As shown in the graphical overview, an SRQ is initiated if one or several of bits 2, 3, 4, 5 or 7 of the
status byte are set and enabled in the SRE. Each of these bits summarizes the information of a further
register, the error queue or the output buffer.
The ENABle parts of the status registers can be set such that arbitrary bits in an arbitrary status register
initiate an SRQ. To use the possibilities of the service request effectively, all bits in the enable registers
SRE and ESE should be set to "1".
Examples:
•
Use
*OPC
to generate an SRQ
1. Set bit 0 in the ESE (Operation Complete).
2. Set bit 5 in the SRE (ESB).
3. Insert
*OPC
in the command sequence (e.g. at the end of a sweep).
As soon as all commands preceding
*OPC
have been completed, the instrument generates an
SRQ.
•
Generate an SRQ when a limit is exceeded
4. Set bit 3 in the SRE (summary bit of the STATus:QUEStionable register, set after
STATus:PRESet)
5. Set bit 10 in the STATus:QUEStionable:ENABle register (summary bit of the
STATus:QUEStionable:LIMit1 register)
6. Set bit 1 in the STATus:QUEStionable:LIMit1:ENABle register
The analyzer generates a SRQ when the event associated with bit 1 of the
STATus:QUEStionable:LIMit1:ENABle register occurs, i.e. when any point on the first trace fails
the limit check.
•
Find out which event caused an SRQ
The procedure to find out which event caused an SRQ is analogous the procedure to generate
an SRQ:
7.
STB?
(query the contents of the status byte in decimal form)
If bit 3 (QUEStionable summary bit) is set, then:
8.
STAT:QUES:EVENT?
(query STATus:QUEStionable register)
If bit 10 (QUEStionable:LIMit1 summary bit) is set, then:
9. Query
STAT:QUES:LIMit1:EVENT?
(query STATus:QUEStionable:LIMit1 register)
If bit 1 is set, then the first trace failed the limit check.
If bit 1 is set, then the first trace failed the limit check.
The SRQ is the only possibility for the instrument to become active on its own. Each controller
program should set the instrument such that a service request is initiated in the case of
malfunction. The program should react appropriately to the service request.
Summary of Contents for 1145.1010.04/05/06
Page 10: ......
Page 20: ......
Page 22: ......
Page 48: ......
Page 70: ......
Page 72: ......
Page 90: ......
Page 92: ......
Page 108: ......
Page 156: ......
Page 162: ......
Page 406: ...Display Menu R S ZVA ZVB ZVT 1145 1084 12 4 244 E 6 Stack Tile Horizontally Tile Vertically...
Page 450: ...Status Reporting System R S ZVA ZVB ZVT 1145 1084 12 5 18 E 1...
Page 462: ......
Page 766: ......
Page 772: ......
Page 792: ......
Page 794: ......
Page 808: ......