Quectel SC262R Series, Hardware Design

Page: 22 / 117

Smart Module Series
SC262R_Series_Hardware_Design 21 / 115
3.2. Pin Assignment
The following figure shows the pin assignment of SC262R series module.
1
4
6
1
4
5
1
4
4
1
4
3
1
4
2
1
4
1
1
4
0
1
3
9
1
3
8
1
3
7
1
3
6
1
3
5
1
3
4
1
3
3
1
3
2
1
3
1
1
3
0
1
2
9
1
2
8
1
2
7
1
2
6
1
2
5
1
2
4
1
2
3
1
2
2
1
2
1
1
2
0
1
1
9
1
1
8
1
1
7
1
1
6
1
1
5
1
1
4
1
1
3
1
1
2
1
1
1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
110
109
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
3
8
3
9
4
0
4
1
4
2
4
3
4
4
4
5
4
6
4
7
4
8
4
9
5
0
5
1
5
2
5
3
5
4
5
5
5
6
5
7
5
8
5
9
6
0
6
1
6
2
6
3
6
4
6
5
6
6
6
7
6
8
6
9
7
0
7
1
7
2
7
3
186 185 184 183 182 181 180 179 178 177
147 187 222 221 220 219 218 217 216 215 214 176
148 188 223 250 249 248 247 246 245 244 213 175
149 189 224 251 270 269 268 267 266 243 212 174
150 190 225 252 265 242 211 173
151 191 226 253 264 241 210 172
152 192 227 254 263 240 209 171
153 193 228 255 262 239 208 170
154 194 229 256 257 258 259 260 261 238 207 169
155 195 230 231 232 233 234 235 236 237 206 168
156 196 197 198 199 200 201 202 203 204 205 167
157 158 159 160 161 162 163 164 165 166
272
271
273
274
POWER Pins
GND Pins AUDIO Pins USB Pins
(U)SIM Pins UART Pins GPIO Pins ANT Pins
TP Pins
LCM Pins
CAMERA Pins
OTHERS Pins
RESERVED
Pins
24
SDCARD Pins
254
VBAT_BB
VBAT_BB
GND
MIC1_P
MIC_GND
MIC2_P
GND
EAR_P
EAR_N
SPK_P
SPK_N
GND
USB_DM
USB_DP
GND
USB_ID
USIM2_DET
USIM2_RST
USIM2_CLK
USIM2_DATA
USIM2_VDD
USIM1_DET
USIM1_RST
USIM1_CLK
USIM1_DATA
USIM1_VDD
GND
VIB_DRV_N
PWM
TP_INT
TP_RST
SD_LDO12
GPIO_33
UART5_TXD
UART5_RXD
UART5_CTS
UART5_RTS
S
D
_
L
D
O
1
1
S
D
_
C
L
K
S
D
_
C
M
D
S
D
_
D
A
T
A
0
S
D
_
D
A
T
A
1
S
D
_
D
A
T
A
2
S
D
_
D
A
T
A
3
S
D
_
D
E
T
U
S
B
_
B
O
O
T
T
P
_
I2
C
_
S
C
L
T
P
_
I2
C
_
S
D
A
L
C
D
_
R
S
T
L
C
D
_
T
E
G
N
D
D
S
I_
C
L
K
_
N
D
S
I_
C
L
K
_
P
D
S
I_
L
N
0
_
N
D
S
I_
L
N
0
_
P
D
S
I_
L
N
1
_
N
D
S
I_
L
N
1
_
P
D
S
I_
L
N
2
_
N
D
S
I_
L
N
2
_
P
D
S
I_
L
N
3
_
N
D
S
I_
L
N
3
_
P
G
N
D
C
S
I1
_
C
L
K
_
N
C
S
I1
_
C
L
K
_
P
C
S
I1
_
L
N
0
_
N
C
S
I1
_
L
N
0
_
P
C
S
I1
_
L
N
1
_
N
C
S
I1
_
L
N
1
_
P
C
S
I1
_
L
N
3
_
N
C
S
I1
_
L
N
3
_
P
C
S
I1
_
L
N
2
_
N
C
S
I1
_
L
N
2
_
P
G
N
D
CAM0_MCLK
CAM1_MCLK
GND
GND
ANT_WIFI/BT
CAM0_RST
CAM0_PWDN
CAM1_RST
CAM1_PWDN
CAM_I2C_SCL
CAM_I2C_SDA
GND
GND
ANT_MAIN
GND
GND
GPIO_25
SENSOR_I2C_SCL
SENSOR_I2C_SDA
DBG_RXD
DBG_TXD
VOL_UP
VOL_DOWN
GPIO_130
GPIO_45
GPIO_48
GPIO_59
GPIO_12
GPIO_95
GPIO_94
GPIO_87
GPIO_66
GPIO_43
GPIO_63
GPIO_44
GPIO_42
GPIO_13
L
D
O
5
_
1
V
8
G
P
IO
_
9
3
G
P
IO
_
4
6
P
W
R
K
E
Y
G
P
IO
_
2
3
G
P
IO
_
2
2
G
P
IO
_
2
1
G
P
IO
_
2
0
G
N
D
A
N
T
_
G
N
S
S
G
N
D
G
P
IO
_
6
2
G
P
IO
_
8
9
G
P
IO
_
4
7
L
D
O
6
_
1
V
8
V
R
T
C
C
H
G
_
S
E
L
A
D
C
L
D
O
1
7
_
2
V
8
5
G
N
D
A
N
T
_
D
R
X
G
N
D
B
A
T
_
S
N
S
B
A
T
_
T
H
E
R
M
G
N
D
H
P
H
_
R
H
P
H
_
R
E
F
H
P
H
_
L
H
S
_
D
E
T
G
N
D
U
S
B
_
V
B
U
S
U
S
B
_
V
B
U
S
G
N
D
G
N
D
V
B
A
T
_
R
F
V
B
A
T
_
R
F
Figure 2: Pin Assignment (Top View)