![Quectel EM05 Hardware Design Download Page 16](http://html.mh-extra.com/html/quectel/em05/em05_hardware-design_772075016.webp)
LTE Module Series
EM05 Hardware Design
EM05_Hardware_Design Confidential / Released 15 / 59
3.2. Pin Description
The following tables show the pin definition and description of EM05 on the 75-pin application.
Table 3: Definition of I/O Parameters
Table 4: Description of Pins
Type
Description
IO
Bidirectional
DI
Digital input
DO
Digital output
OD
Open drain
PI
Power input
PO
Power output
Pin
No.
M.2 Socket 2
SSIC Pinout
EM05 Pin Name I/O
Description
Comment
1
CONFIG_3
CONFIG_3
Connected to GND internally.
EM05 is configured as
WWAN-SSIC-0.
2
3.3V
VCC
PI
Power supply
3.135V~4.4V
3
GND
GND
Ground
4
3.3V
VCC
PI
Power supply
3.135V~4.4V
5
GND
GND
Ground
6
FUL_CARD_
POWER_OFF#
FUL_CARD_
POWER_OFF#
DI
A signal control to power on/off
the module. When it is at low
level, the module powers off.
When it is at high level, the
module powers on.
It is pulled to low level internally.
It is 3.3V tolerant and can be
driven by either 1.8V or 3.3V
GPIO.
1.8V/3.3V
Quectel
Confidential