
Power Application Controller
®
-50-
Copyright 2020 © Qorvo, Inc.
Rev 1.2
– Jan 17, 2019
9.13.2 AIO3, AIO2 Digital I/O Mode
To configure AIO3 and AIO2 as digital I/O, set
SOC.CFGAIO2.MODE32
= 00b.
9.13.2.1 AIO2 Digital I/O
Set
SOC.CFGAIO2.OPT2
= 00b to use AIO2 as a digital input. The input state can be read at
SOC.DINSIG0.DIN2
.
Set
SOC.CFGAIO2.OPT2
= 10b to use AIO2 as open-drain output. Set
SOC.CFGAIO2.MUX2
= 000b to
mux the output state from
SOC.DOUTSIG0.DOUT2
. Use
SOC.CFGAIO2.MUX2
to mux the output signal
from the internal digital bus DBUS DB1 to DB7.
To configure the input or output polarity of AIO2, use
SOC.CFGAIO2.POL2
to set logic polarity of the
signal between AIO2 input/output and MUX2.
9.13.2.2 AIO3 Digital I/O
Set
SOC.CFGAIO3.OPT3
= 00b to use AIO3 as a digital input. The input state can be read at
SOC.DINSIG0.DIN3
.
Set
SOC.CFGAIO3.OPT3
= 10b to use AIO3 as open drain output. Set
SOC.CFGAIO3.MUX3
= 00b to
MUX the output state from
SOC.DOUTSIG0.DOUT3
. Use
SOC.CFGAIO3.MUX3
to MUX the output
signal from the internal digital bus DBUS DB1 to DB7.
To configure the input or output polarity of AIO3, use
SOC.CFGAIO3.POL3
to set logic polarity of the
signal between AIO3 input/output and MUX3.
9.13.3 AIO3, AIO2 Differential Amplifier Mode
The differential amplifier may be configured as a differential amplifier or as an infinite-impedance single-
ended amplifier. To configure as a differential amplifier, set
SOC.CFGAGIO2.MODE32
= 01b. To
configure as a single-ended amplifier, set
SOC.CFGAIO2.MODE32
= 10b.
In differential mode, AIO2 is connected to the negative terminal of the amplifier and AIO3 is connected to
the positive terminal of the amplifier. The reference for the amplifier is programmable.
SOC.CFGAIO3.OS32EN
may be used to set the amplifier reference either VSSA or VREF/2. Use
SOC.CFGAIO3.CAL32EN
to short the inputs of the differential amplifier to allow reading of the amplifier
offset.
In single-ended mode, AIO3 is connected to the positive terminal of the amplifier and AIO2 is not used.
The negative terminal of the amplifier is internally shorted to VSSA and the amplifier is put into a high-
impedance state.
In both differential and single-ended mode, the amplifier gain may be set between 1X and 16X by using
SOC.CFGAIO2.GAIN32
.
9.13.4 AIO3, AIO2 ADC Sampling
When the ADC is in automatic mode and the DTSE is active, the EMUX is used to communicate data to
the CAFE to select the ADC AFE MUX channel as well as activate and deactivate the sample and hold