PLDA XpressGX5LP-SE, Reference Manual

Page: 21 / 36

21
XpressGX5LP-SE Reference Manual Ch.3 XpressGX5LP-SE Features
16 -- GND 16 AU36 mPETp0
17 connected to
mPRSNT#1 mPRSNT2# 17 AU37 mPETn0
18 -- GND 18 -- GND
19 AT38 mPERp1 19 -- RSVD
20 AT39 mPERn1 20 -- GND
21 -- GND 21 AR36 mPETp1
22 -- GND 22 AR37 mPETn1
23 AP38 mPERp2 23 -- GND
24 AP39 mPERn2 24 -- GND
25 -- GND 25 AN36 mPETp2
26 -- GND 26 AN37 mPETn2
27 AM38 mPERp3 27 -- GND
28 AM39 mPERn3 28 -- GND
29 -- GND 29 AL36 mPETp3
30 -- RSVD 30 AL37 mPETn3
31 connected to
mPRSNT#1 mPRSNT#2 31 -- GND
32 -- GND 32 -- RSVD
33 AH38 mPERp4 33 -- RSVD
34 AH39 mPERn4 34 -- GND
35 -- GND 35 AG36 mPETp4
36 -- GND 36 AG37 mPETn4
37 AF38 mPERp5 37 -- GND
38 AF39 mPERn5 38 -- GND
39 -- GND 39 AE36 mPETp5
40 -- GND 40 AE37 mPETn5
41 AD38 mPERp6 41 -- GND
42 AD39 mPERn6 42 -- GND
43 -- GND 43 AC36 mPETp6
44 -- GND 44 AC37 mPETn6
45 AB38 mPERp7 45 -- GND
46 AB39 mPERn7 46 -- GND
47 -- GND 47 AA36 mPETp7
Side B Side A
PCI Express
Pin
FPGA Pin Signal
PCI Express
Pin
FPGA Pin Signal
Table 7: Pin assignments for the PCI Express endpoint connector