11
GR-209
1
IN 1
NF 1
IN 2
NF 2
IN 3
NF 3
IN 4
NF 4
IN 5
NF 5
IN 1
NF 1
IN 2
NF 2
IN 3
NF 3
IN 4
NF 4
IN 5
NF 5
–Vcc
–Vcc
GND
GND
+Vcc
+Vcc
OUTPUT
OUTPUT
NON-INVERTING INPUT
INVERTING
INPUT
INVERTING INPUT
NON-
INVERTING
INPUT
NF 7
NF 7
IN 7
IN 7
NF 6
NF 6
IN 6
IN 6
10k
10k
47k
560
47k
560
47k
560
47k
47k
560
560
560
47k
47k
47k
560
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
20
19
18
17
16
15
14
13
12
11
1
2
3
4
5
6
7
8
9
10
7. GENERAL INFORMATION
• The information shown in the list is basic information and may not correspond exactly to that shown in the schematic diagrams.
M5229P (MAIN BOARD ASSY : IC2, IC3)
• Graphic Equalizer
•
Pin Arrangement
7.1 IC
•
Block Diagram
•
Pin Function
.
o
N
e
m
a
N
n
i
P
n
o
i
t
c
n
u
F
.
o
N
e
m
a
N
n
i
P
n
o
i
t
c
n
u
F
1
1
N
I
a
g
n
i
t
c
e
n
n
o
c
y
b
r
e
t
li
f
s
s
a
p
d
n
a
b
e
h
t
e
s
o
p
m
o
C
s
l
a
n
i
m
r
e
t
F
N
d
n
a
s
l
a
n
i
m
r
e
t
N
I
h
t
i
w
r
o
t
i
c
a
p
a
c
e
b
n
a
c
n
i
a
g
e
h
t
d
n
a
,
r
e
h
t
o
h
c
a
e
o
t
t
x
e
n
d
e
t
a
c
o
l
e
d
il
s
(
r
o
t
s
i
s
e
r
e
l
b
a
i
r
a
v
a
g
n
i
t
c
e
n
n
o
c
y
b
p
u
t
e
s
.
)
e
m
u
l
o
v
1
1
6
N
I
a
g
n
i
t
c
e
n
n
o
c
y
b
r
e
t
li
f
s
s
a
p
d
n
a
b
e
h
t
e
s
o
p
m
o
C
s
l
a
n
i
m
r
e
t
F
N
d
n
a
s
l
a
n
i
m
r
e
t
N
I
h
t
i
w
r
o
t
i
c
a
p
a
c
e
b
n
a
c
n
i
a
g
e
h
t
d
n
a
,
r
e
h
t
o
h
c
a
e
o
t
t
x
e
n
d
e
t
a
c
o
l
e
d
il
s
(
r
o
t
s
i
s
e
r
e
l
b
a
i
r
a
v
a
g
n
i
t
c
e
n
n
o
c
y
b
p
u
t
e
s
.
)
e
m
u
l
o
v
2
1
F
N
2
1
6
F
N
3
2
N
I
3
1
7
N
I
4
2
F
N
4
1
7
F
N
5
3
N
I
5
1
g
n
i
t
r
e
v
n
i
-
n
o
N
t
u
p
n
i
.
p
m
a
P
O
t
u
p
t
u
o
r
o
f
n
i
p
t
u
p
n
i
g
n
i
t
r
e
v
n
i
-
n
o
N
6
3
F
N
6
1
t
u
p
n
i
g
n
i
t
r
e
v
n
I
.
p
m
a
P
O
t
u
p
t
u
o
r
o
f
n
i
p
t
u
p
n
i
g
n
i
t
r
e
v
n
I
7
4
N
I
7
1
T
U
P
T
U
O
.
p
m
a
P
O
t
u
p
t
u
o
r
o
f
n
i
p
t
u
p
t
u
O
8
4
F
N
8
1
c
c
V
+
n
i
p
y
l
p
p
u
s
r
e
w
o
p
e
v
i
t
i
s
o
P
9
5
N
I
9
1
D
N
G
n
i
p
d
n
u
o
r
G
0
1
5
F
N
0
2
c
c
V
–
n
i
p
y
l
p
p
u
s
r
e
w
o
p
e
v
i
t
a
g
e
N