Phytec phyCORE-MCF548x, Hardware Manual

Page: 47 / 104

System Memory

PHYTEC Messtechnik GmbH 2005 L-645e_1
39
6 System Memory
The system memory consist of Flash memory, DDR SDRAM (Double
Data Rate Synchronous Dynamic Random Access Memory) and a
small non-volatile memory device:
•
32 or 64 MByte Intel Strata Flash memory
•
64 or 128 MByte DDR SDRAM
•
4 kByte to 32 kByte serial memory (EEPROM, FRAM, buffered
SRAM)
The Flash memory is connected to the ColdFire FlexBus and is
controlled by /FB_CS0. This Chip Select signal is used for boot
operation.
The DDR SDRAM is connected to the special SDRAM interface of
the Freescale ColdFire processor and operates at the maximum
frequency.
Communication to the small non-volatile memory device (EPROM,
FRAM or SRAM) is established over the processor’s I
2
C bus. This
memory device can be used for parameter storage.