Circuit Diagrams and PWB Layouts
10.
SSB: VGA input 32PFL54xx
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
9
9
0
1
0
1
1
1
1
1
A
A
B
B
C
C
D
D
E
E
F
F
G
G
H
H
C
I
O
T
E
S
O
L
C
O
I
D
U
A
_
C
P
4
C
1
0
1
1
N
C
2
E
2
0
1
1
N
C
5
D
1
0
1
1
C
2
A
2
0
1
1
C
7
B
3
0
1
1
C
8
B
4
0
1
1
C
0
1
B
5
0
1
1
C
2
B
6
0
1
1
C
2
B
7
0
1
1
C
9
C
8
0
1
1
C
9
C
9
0
1
1
C
9
C
0
1
1
1
C
9
C
1
1
1
1
C
7
C
2
1
1
1
C
7
C
3
1
1
1
C
8
C
4
1
1
1
C
9
D
5
1
1
1
C
3
F
6
1
1
1
C
5
F
7
1
1
1
C
3
E
8
1
1
1
C
5
E
9
1
1
1
C
2
A
1
0
1
1
D
7
B
2
0
1
1
D
8
B
3
0
1
1
D
9
B
4
0
1
1
D
5
C
1
0
1
1
B
F
7
C
2
0
1
1
B
F
7
C
3
0
1
1
B
F
7
C
4
0
1
1
B
F
3
F
5
0
1
1
B
F
3
E
6
0
1
1
B
F
4
A
1
0
1
1
R
2
A
3
0
1
1
R
3
A
4
0
1
1
R
7
B
5
0
1
1
R
2
B
6
0
1
1
R
3
B
7
0
1
1
R
4
B
8
0
1
1
R
2
B
9
0
1
1
R
2
B
0
1
1
1
R
8
C
1
1
1
1
R
2
C
2
1
1
1
R
2
C
3
1
1
1
R
8
C
4
1
1
1
R
8
C
5
1
1
1
R
6
C
6
1
1
1
R
6
C
7
1
1
1
R
6
C
8
1
1
1
R
8
D
9
1
1
1
R
4
D
0
2
1
1
R
4
D
1
2
1
1
R
3
D
2
2
1
1
R
4
D
3
2
1
1
R
4
F
4
2
1
1
R
4
F
5
2
1
1
R
4
E
6
2
1
1
R
4
E
7
2
1
1
R
5
C
9
2
1
1
R
7
E
2
3
1
1
R
7
E
3
3
1
1
R
7
E
4
3
1
1
R
7
E
5
3
1
1
R
5
B
7
3
1
1
R
2
A
1
0
1
1
U
3
D
1
0
1
1
D
Z
5
D
2
0
1
1
D
Z
4
D
3
0
1
1
D
Z
3
D
4
0
1
1
D
Z
4
D
5
0
1
1
D
Z
S
H
L
C
S
C
D
D
R
S
V
A
D
S
C
D
D
B
G
B
G
R
1
X
R
1
X
T
1
X
T
1
X
R
2
1
L
C
S
_
1
P
S
I
3
1
A
D
S
_
A
G
V
0
1
C
P
_
P
W
C
D
D
3
1
N
I
_
G
_
C
P
3
1
N
I
_
B
_
C
P
3
1
G
O
S
_
C
P
3
1
N
I
_
R
_
C
P
3
1
L
C
S
_
A
G
V
2
1
A
D
S
_
1
P
S
I
3
1
D
N
G
_
C
P
8
1
N
I
_
L
U
A
_
C
P
2
1
C
N
Y
S
H
_
C
P
2
1
C
N
Y
S
V
_
C
P
7
1
,
3
1
X
T
0
U
7
1
,
3
1
X
R
0
U
7
1
,
3
1
X
R
0
U
7
1
,
3
1
X
T
0
U
8
1
N
I
_
R
U
A
_
C
P
V
5
A
G
V
V
5
A
G
V
V
5
+
D
S
E
_
3
V
3
+
Y
B
T
S
_
3
V
3
+
6
0
1
1
C
)
C
N
(
P
3
3
1
0
1
1
D
C
4
5
T
A
B
1
3
2
2
2
1
1
R
W
6
1
/
1
%
5
-
+
M
H
O
K
2
.
2
1
0
1
1
C
V
6
1
N
0
0
1
3
0
1
1
D
)
C
N
(
9
9
V
A
B
3
1
2
)
C
N
(
W
6
1
/
1
5
0
R
0
7
3
1
1
R
%
5
W
6
1
/
1
R
0
1
4
3
1
1
R
6
1
1
1
R
%
1
W
6
1
/
1
R
5
7
2
1
1
1
R
)
C
N
(
M
H
O
0
3
2
1
1
R
W
6
1
/
1
%
5
-
+
M
H
O
K
2
.
2
1
0
1
1
B
F
A
m
0
0
0
3
/
R
0
2
1
1
2
V
6
1
N
0
1
9
0
1
1
C
4
0
1
1
C
)
C
N
(
N
0
0
1
V
6
1
N
0
1
5
1
1
1
C
ZD110
3
BZX
8
4-C5V6(NC)
1
3
3
0
1
1
R
W
6
1
/
1
%
5
-
+
M
H
O
K
0
1
2
0
1
1
D
)
C
N
(
9
9
V
A
B
3
1
2
A
m
0
0
7
/
R
0
3
3
0
1
1
B
F
1
2
)
C
N
(
W
6
1
/
1
5
0
R
0
9
2
1
1
R
9
1
1
1
R
W
6
1
/
1
%
5
-
+
M
H
O
0
0
1
3
1
1
1
C
V
0
5
F
P
5
V
0
5
F
p
0
0
7
4
1
1
1
1
C
9
1
1
1
C
V
0
5
P
0
3
3
2
0
1
1
C
V
6
1
N
0
0
1
1
0
1
1
U
P
T
6
N
M
W
-
2
0
C
4
2
M
1
2
3
4
5
6
7
8
0
A
1
A
2
A
A
D
S
S
S
V
L
C
S
P
W
C
C
V
A
m
0
0
7
/
R
0
3
4
0
1
1
B
F
1
2
4
0
1
1
D
)
C
N
(
9
9
V
A
B
3
1
2
ZD1101
BZX
8
4-C5V6(NC)
1
3
ZD1102
BZX
8
4-C5V6(NC)
1
3
V
6
1
N
0
1
8
0
1
1
C
1
1
1
1
R
%
5
W
6
1
/
1
R
8
6
A
m
0
0
7
/
R
0
3
2
0
1
1
B
F
1
2
6
1
1
1
C
V
0
5
P
0
3
3
2
1
1
1
C
V
0
5
F
P
5
7
0
1
1
C
)
C
N
(
P
3
3
)
C
N
(
%
5
W
6
1
/
1
R
0
1
2
3
1
1
R
5
0
1
1
C
)
C
N
(
N
0
0
1
7
1
1
1
R
%
1
W
6
1
/
1
R
5
7
ZD1104
BZX
8
4-C5V6(NC)
1
3
6
0
1
1
R
%
5
W
6
1
/
1
R
0
1
5
1
1
1
R
%
5
W
6
1
/
1
R
8
6
8
0
1
1
R
W
6
1
/
1
%
5
-
+
M
H
O
K
2
2
W
6
1
/
1
%
5
-
+
M
H
O
0
0
2
1
1
R
V
6
1
N
0
1
0
1
1
1
C
7
1
1
1
C
V
0
5
P
0
3
3
5
0
1
1
R
)
C
N
(
K
0
1
1
0
1
1
R
W
6
1
/
1
%
5
-
+
M
H
O
K
0
1
7
0
1
1
R
%
5
W
6
1
/
1
R
0
1
0
1
1
1
R
W
6
1
/
1
%
5
-
+
M
H
O
0
4
1
1
1
C
V
0
5
F
P
5
2
0
1
1
N
C
m
m
5
.
3
P
3
K
C
A
J
H
P
1
2
3
4
0
1
1
R
W
6
1
/
1
%
5
-
+
M
H
O
K
0
1
ZD1105
BZX
8
4-C5V6(NC)
1
3
%
5
W
6
1
/
1
R
0
1
5
3
1
1
R
9
0
1
1
R
)
C
N
(
M
H
O
0
3
1
1
1
R
W
6
1
/
1
%
5
-
+
M
H
O
0
5
2
1
1
R
%
5
W
6
1
/
1
K
2
1
W
6
1
/
1
%
5
-
+
M
H
O
0
1
2
1
1
R
3
0
1
1
C
)
C
N
(
N
0
0
1
1
0
1
1
N
C
5
1
B
D
1
6
2
7
3
8
4
9
5
1
1
2
1
3
1
4
1
5
1
0
1
17
16
5
0
1
1
B
F
A
m
0
0
2
/
R
0
0
6
1
2
6
0
1
1
B
F
A
m
0
0
2
/
R
0
0
6
1
2
7
2
1
1
R
%
5
W
6
1
/
1
K
2
1
8
1
1
1
R
%
1
W
6
1
/
1
R
5
7
)
C
N
(
%
5
W
6
1
/
1
R
0
1
3
3
1
1
R
4
1
1
1
R
%
5
W
6
1
/
1
R
8
6
8
1
1
1
C
V
0
5
P
0
3
3
W
6
1
/
1
%
5
-
+
M
H
O
K
0
1
4
2
1
1
R
W
6
1
/
1
%
5
-
+
M
H
O
K
0
1
6
2
1
1
R
B01
B01
1
8
400_517_090
3
01.ep
s
090619
VGA inp
u
t