63
UF-5500 / 4500
6.14. LCD Section
The Gate Array (IC1) works only for writing the ASCII code from the data bus (D4~D7). V0 is supplied for the LCD drive.
R6 and R7 are density control resistors.
Consequently, in this unit, the timing (positive clock) is generated by the LCD interface circuitry in the gate array (IC1).
Circuit Diagram
LCD UNIT
(COB TYPE)
D4-D7
ENABLE
RESET
R/W
Vo
COB: Chip on Board
IC1
LED1
XLED15
OPERATION BOARD
R7
R6
21
22
R10
C10
Timing Chart
R/W
Enable
D4~D7
DATA
Summary of Contents for UF-4500
Page 180: ...180 UF 5500 4500 ...
Page 248: ...248 UF 5500 4500 13 5 Test Chart 13 5 1 ITU T No 1 Test Chart ...
Page 249: ...249 UF 5500 4500 13 5 2 ITU T No 2 Test Chart ...
Page 281: ...281 UF 5500 4500 10 10 11 15 12 17 18 19 20 21 22 23 24 28 29 30 27 25 26 21 13 14 16 30 ...
Page 287: ...287 UF 5500 4500 130 131 132 133 134 135 136 137 138 139 140 141 PCB2 A UF 5500 only CN1 ...
Page 297: ...297 UF 5500 4500 ...
Page 305: ...305 UF 5500 4500 ...
Page 311: ...311 UF 5500 4500 501 502 503 504 506 507 505 508 509 511 510 514 513 512 P51 P53 P54 A51 P52 ...
Page 362: ...362 UF 5500 4500 ...