Panasonic TX-26LX51F, Service Manual

Page: 25 / 89

10 Block Diagram
10.1. Signal (1 of 3) Block Diagram
SBO1
SBI1
TCK
TMS
TDI
TDO
TRST
TMS
TDO
SPEN
SPCLK
SPPKTST
SPDATA7
XFERSTO
SBI1
SBO1
SPEN
SPCLK
SPPKTST
XFERSTO
EVTRG
TRST
TDO
TDI
TMS
EVTRG
CHCLK
CHVAL
CHSYNC
POWER
SBO0/SBI0
XRST
DR
DL
TDI
SBI0 SBO0
RESET
POWER
XCD1
XCD2
XWAIT
XIREQ
SPDATA7
XCD1
TRST
TCK
TCK
TRST
X8003
X8006
41
43
DL(BS_L)
TDI
TCK
TDO
TRST
TMS
DR(BS_R)
30
XV01
28
29
26
27
96
88
105
MVCLK0
MHSYNC0
MVSYNC0
XRST 22
SBO1(SBI1) 18
SBI1(SBO1) 19
SUB 9V 13
SUB 9V 51
52 SUB 9V
53 SUB 9V
54
SUB 5V
57 SUB 5V
IC8023
PVIN
DC-DC CONV.3.3V
FB
2
3
INV 4
SUB 9V
VIN SW
8
1
SUB 5V
FDC_A5V A5V
SUB 9V
MVY0
MVY7
MVC0
MVC7
107
106
109
2 4
RESET
VDD
IC8043
OUT
2 1
RESET
VDD
IC8042
VOUT
VCC
1
VOUT
AVR +2.5V
IC8034
CTL
4 2
+2.5V
SUB 9V
3.3V
XRST
SUB 9V
TO DG1
MVY7
MVY0
MVC7
MVC0
MHSYNC0
MVSYNC0
MVCLK0
IEC_OUT
MVY0
MVC0
MVY7
MVC7
DY
DC
SDA1
SCL0
SDA0
SCL1
SCL0
SDA1
SDA0
SCL1
TDO
TCK
TDI
TMS
XRST
SBO1
SBI1
SBO0
SBI0
+5V
SBI0
XV04
3
1
2
SBO0
SUB 5V
VDDQ
2.5V
(DDR SDRAM)
AVDD MVAVDD SVAVDD MAVDD DAVDD AAVDD VDD33 VDD12
2.5V
XWAIT
XIREQ
MMA13
MMA0
XCD2
1.2V 3.3V
PEAKS_Lite(2/3)
HDSL PEAKS_Lite
IC8013
OP AMP
IC8031
3
2
7
1
5
6
SUB 9V
256M DDR_SDRAM
IC8009
64M CPU FLASH ROM
IC8019
MMDQ0
MMDQ31
XECSO-XECS5
10
TU8001
IF_AGC
ANT_V_SUPPLY
7
V_SUPPLY
11
5
SDA
1
IFD1
TV TUNER
4
SCL
9
PEAKS_Lite(3/3)
PEAKS_Lite(1/3)
JTAG I/F
DATA BUS
ADDRESS BUS
CONTROL BUS
DATA BUS
ADDRESS BUS
CONTROL BUS
XRST
ENABLE0
CHPSYNC0
SCHDATA0
SCHCLK0
Test
Group
Joint
Action
45
INTERFACE)
19
58
51
46
37
CI SLOT
63
20
62
8
36 67
44
59 57
JK8401
18
42
17
15
7
16
(COMMON
66
41
52
9
CONTROL BUFFER
IC8404
DATA BUFFER
IC8402
IC8213
BUFFER
IC8412
BUFFER
BUFFER
IC8410,IC8411
64
Vpp1,Vpp2
VCC
RESET
A0~A14
CE1#,CE2#
OE#,WE#
IORD#,IOWR#
IREQ#
CD1#,CD2#
MCLK0,WAIT#
MOVAL,MOSTRT
MDO3~MDO7
MDO0~MDO2
MISTRT
MDI0~MDI7
MIBAL,MCLKI
IFD2
CARD
SLOT JK8201
SUPPORT
10 23
101
EA0~EA24
89
CONTROL
BUS
XV
DG0-DQ15
A0-A21
WP,WE,CE,OE
RESET
(232C)
FOR
DEBUG
2 3.3V
15 3.3V
16 3.3V
3
4 EVTRG
5
TRST
7
TMS
9
TDO
11 TDI
14 TCK
XRST
CN8202
(JTAG I/F)
OUT 6
8 OUT
2
FLG
7 IN
EN 1
CARD 5V
IC8401
SUB 5V
XIRQ2
SCLT 18
SDAT 19
XTALI 62
XTALO
63
IMM 9
IMP 10
RESET 12
42
LOCK/OP2 SCL 20
SDA 21
D0 34
D3 31
STROUT 23
D4 29
CLKOUT 36
D/#P 38
25 D7
IC8003
COFDM DEMODULATOR
AGC1 16
IC8408
TS BUFFER
IC8409
TS BUFFER
SCL1
SDA1
3.3V(1.1A)
IC8024
SW
1.2V(0.8A)
VIN
SUB 9V
4 INV
3
2
FB
DC-DC CONV.1.2V
1
8 PVIN
DATA
VOUT
AVR +1.8V 3.3V
IC8864
1 7
+1.8V
VIN
3.3V
SUB 5V
3.3V
BOOTSWAP,XEDK
ELLK,XEWE2,XEWE3
XIORD,XIOWR
XWE,XOE,REG
XECS3
ED31
ED16
EA24
EA0
XCD1
XECSO,XERE
XEWE2,PWP
HSCLKIN
HSSYNCIN
HSVALIN
HSDIN7
HSDIN0
DRSTMSK
EVTRG
3.3V
DATA
ADDRESS
CONTROL
CONTROL
DATA
24.167MHz
RESET
CI I/F
SUPPORT CARD&
NOR FLASH ROM
I/F
XCD1,XCD2,XWAIT,XIREQ
CHCLK,CHVAL,CHSYNC
XRST
51
TDI,TDO
59
TCK,TMS
52
36
57
60
SCL1.SCL0
53
SDA1,SDA0
35
58
55
TRST
88
XNMIRQ,XIRQ3
SUB 5V
66
82 29
81
SBO0,SBI0
3.3V 84
3.3V
27
65
54
SUB 5V
45
30
83
XCD1
46
28
EA1-EA15
72
CVBS
AF_VDACOUT5
103 110
1 8
ED16~ED31
D0~D7
6 2
30 32
14
29
10
21
50
56
47
53
Q8101 CVBS
XDACRST
AOUTR 10
IC8029
AUDIO DAC
11 AOUTL
SUB 5V 14
SPDATA0~7
SPEN,SPCLK
STROUT
DDR-
SDRAM
DACCK
DMIX
1
5 PDN
LRCK
MCLK
4 LRCK
SDTI
SRCK
BICK
3
2
3.3V
TCK,TMS
TDI,TDO
SUB 5V
XMNIRQ
XIRQ0
XIRQ1
XIRQ2
VC27
CK27
INTERRUPTION
1 2 3 4 5 6
VCXO27M
IC8501
FOR
CIRESET
CIPOWER
ED16-ED23
XIRQ1
CONTROL BUS
ADDRESS BUS
DATA BUS
XRST
SDA1,SDA0
SCL1,SCL0
XIRQ1
XERE,ERXW
XFERSTO
97
FACTORY
USE
REG# 61
FACTORY
USE
FOR
32 44
67 79
XCD1
LXD52 ONLY
5 4 9 1 6 8
B
2
C
E
7 3
F
A
D
TX-32/26LXD52, TX-32/26LX52F/L, TX-32/26LX51F
Signal (1 of 3) Block Diagram TX-32/26LXD52, TX-32/26LX52F/L, TX-32/26LX51F
Signal (1 of 3) Block Diagram
TX-32LXD52 / TX-26LXD52 / TX-32LX52F / TX-26LX52F / TX-32LX52L / TX-26LX52L / TX-32LX51F / TX-26
25