background image

©

 Semiconductor Components Industries, LLC, 2012

February, 2012 

 Rev. 2

1

Publication Order Number:

EVBUM2084/D

NB7L14MMNEVB

NB7L14M Evaluation Board
User's Manual

Description

This document describes the NB7L14M evaluation board

and the appropriate lab test setups. It should be used in
conjunction with the NB7L14M data sheet which contains
full technical details on the device specifications and
operation.

The evaluation board is designed to facilitate a quick

evaluation of the NB7L14M GigaComm

t

 clock/data

receiver/driver/translator device. The NB7L14M is
designed to support the distribution of clock/data signals at
high operating frequencies and produces four equal
differential clock/data outputs from a single input
clock/data. The Current Mode Logic (CML) output ensures
minimal noise and fast switching edges.

The evaluation board is implemented in two layers for

higher performance.

Board Lay

up

The board is implemented in two layers and provides a

high bandwidth 50 

W

 controlled impedance environment for

higher performance. The first layer or primary trace layer is
5 mils thick Rogers RO6002 material, which is engineered

to have equal electrical length on all signal traces from the
NB7L14M device to the sense output. The second layer is
32 mils thick copper ground plane.

What measurements can you expect to make?

With this evaluation board, the following measurements

could be performed in single

ended or differential modes of

operation:

Jitter

Gain/Return Loss

Eye Pattern Generation

Frequency Performance

Output Rise and Fall Time

V

CMR

 (Common Mode Range)

This Evaluation Board User’s Manual Contains:

Information on NB7L14MMNEVB Evaluation Board

Appropriate Lab Setup

Bill of Materials

Figure 1. NB7L14M Evaluation Board

http://onsemi.com

EVAL BOARD USER’S MANUAL

Summary of Contents for NB7L14MMNEVB

Page 1: ...se and fast switching edges The evaluation board is implemented in two layers for higher performance Board Lay up The board is implemented in two layers and provides a high bandwidth 50 W controlled i...

Page 2: ...ower 1a Three power levels must be provided to the board for VCC VEE and GND via the surface mount clips Table 2 POWER SUPPLY CONNECTIONS 3 3 V Setup 2 5 V Setup VCC 0 V VCC 0 V GND 0 V GND 0 V VEE 3...

Page 3: ...within the VCMR range Refer to the device data sheet for further information 3c Set the generator output for a PRBS data signal or for a square wave clock signal with a 50 duty cycle Step 4 Connect Ou...

Page 4: ...curate Transmission line matching 50 ohms Distributed effects while bypassing and noise filtering Q0 Q1 Q3 1 Q3 VCC OPEN CIRCUIT STUB OPEN CIRCUIT STUB NB7L14M NOTE C1 Decoupling cap broadband cap wit...

Page 5: ...1 mF 10 Dielectric Laboratories Kemet http www dilabs com www newark com 5016 4 Test Point Anvil Keystone Components are available through most distributors i e www newark com or www digikey com Table...

Page 6: ...download order IBIS and Spice models References NB7L14M D Data Sheet AND8077 D Application Note GigaCommt SiGe SPICE Modeling Kit AND8075 D Application Note Board Mounting Considerations for the FCBG...

Page 7: ...ts SCILLC does not convey any license under its patent rights nor the rights of others SCILLC products are not designed intended or authorized for use as components in systems intended for surgical im...

Reviews: