
NB3L208KMNGEVB
www.onsemi.com
4
Test and Measurement Setup Procedures
1. Connect VDD and VDD_0 (VX on board) of
the NB3L208K to DC source with power supply
cables (do not turn power on, yet).
2. Connect SMAGND and DUTGND to
the appropriate DC source. For differential HCSL
inputs, both SMAGND and DUTGND are
connected together.
3. Connect the outputs of the generator to
the CLK_IN & CLK_IN# inputs with 50-
W
connectors. For phase noise test, low noise
generator is required to ensure the best additive
RMS Phase jitter of the DUT.
4. Connect the DIF_n/DIF_n# outputs to the
appropriate oscilloscope channel. The board does
not have 50-
W
output termination, thus use of the
probes with 50-
W
termination is required
.
Power-Up Sequence
1. Turn on DUT power supply.
2. Setup the generator V
IH
, V
IL
levels to set up
the inputs to desired inputs levels, i.e differential
LVPECL, LVDS, and HCSL signals or
Single-ended LVPECL, HCSL, LVCMOS,
or LVTTL. For differential HCSL inputs,
V
IL
= 0 V and V
IH
= 700 mV.
3. Monitor DIF_n/DIF_n# outputs on oscilloscope.