background image

AP0100AT2L00XUGAH

GEVB

CONFIDENTIAL AND PROPRIETARY

NOT FOR PUBLIC RELEASE

www.onsemi.com

3

Jumper Pin Location

The jumpers on headboards start with Pin 1 on the

leftmost side of the pin. Grouped jumpers increase in pin
size with each jumper added.

Figure 5. Pin Locations for a Single Jumper. Pin 1 is Located at the Leftmost Side 

and Increases as it Moves to the Right

Pins 1

4

Pin 1

Figure 6. Pin Locations and Assignments of Grouped Jumpers.

Pin 1 is Located at the Top-Left Corner and Increases in a Zigzag Fashion Shown in the Picture

Pins 1 and 2

Pin 1

Pins 3 and 4

Pins 5 and 6

Pins 7 and 8

Pins 9 and 10

Jumper/Header Functions & Default Positions

Table 1. JUMPERS AND HEADERS 

 

Jumper/Header No.

Jumper/Header Name

Pins

Description

P3

TRST_BAR

Open

OTPM Programming Voltage Not Supplied

2

3 (Default)

Set to Normal Mode

P4

SADDR

Open

Set to Test Mode

Open

Analog Test 1 Header

P5

SPI_SDI_BAR

1

2 (Default)

GND; AP0100 in Host Mode

Open

SPI_SDI_SEL; AP0100 in Flash Mode

P6

STANDBY

2

3 (Default)

Active Mode

1

2

Standby Mode

Open

I

2

C IO Expander Control

P7

SPI Memory Selection

2

3 (Default)

EEPROM Disable/Flash Enable

Open

Flash Disable/EEPROM Enable

P8

GPIO_5

Open (Default)

Serial IO Expander Control

1

2

Set to Normal

2

3

Set to Vertical Flip

P9

+AVDD

Closed (Default)

Connects to On-Board Reg1V8, Internal

Regulator Use

Open

Disconnects from On-Board Reg1V8, External

Regulator Use

P10

+SVDDIO

3

5

Select Demo 3 Baseboard Clock

2

4

Select Slave Clock (for Slave Sensor in Multi-Camera

Mode)

Downloaded from

Arrow.com.

Downloaded from

Arrow.com.

Downloaded from

Arrow.com.

Summary of Contents for AP0100AT

Page 1: ...nal Demo 2 Controlled MClk Two Wire Serial Interface Parallel Interface HiSPi High Speed Serial Pixel Interface ROHS Compliant Block Diagram Figure 2 Block Diagram of AP0100AT2L00XUGAH GEVB This docum...

Page 2: ...DI_BAR P5 SPI_SCLK CS_N P44 SPI Mem Sel P7 TEST_BAR P3 ON_LED P11 GPIO_DATA16 P37 P40 P41 P42 1OE 2OE P54 OSC XTAL Sel P22 P23 MCLK_IN P16 VDD P26 Video Filter Sel P56 P57 P58 GPIO1_LED P17 STANDBY P6...

Page 3: ...Header No Jumper Header Name Pins Description P3 TRST_BAR Open OTPM Programming Voltage Not Supplied 2 3 Default Set to Normal Mode P4 SADDR Open Set to Test Mode Open Analog Test 1 Header P5 SPI_SDI...

Page 4: ...er Supply 2 3 External Power Supply Connection P22 P23 Oscillator Xtal Selection P22 1 2 P23 Open Default Selects Oscillator as AP0100 Input Clock P22 2 3 P23 Closed Selects Crystal as AP0100 Input Cl...

Page 5: ...ault Data or GND AP0100 in Flash Host Mode 1 2 High Z AP0100 in Auto Config Mode P47 P48 P59 Serial I2C EEPROM Address P47 Closed P48 Open P59 Open EEPROM Address Set to 0xAA Default P47 Closed P48 Op...

Page 6: ...uctor 2 baseboard has a similar 26 pin connector and 13 pin connector which mate with J5 and J6 of the headboard The four mounting holes secure the baseboard and the headboard with spacers and screws...

Page 7: ...ivalent classification in a foreign jurisdiction or any devices intended for implantation in the human body You agree to indemnify defend and hold harmless onsemi its directors officers employees repr...

Reviews: