
383
Interrupt Functions
Section 8-1
Operation
When execution condition W0.00 goes ON, MSKS(690) is executed to enable
CIO 0.04 as an up-differentiated input interrupt.
If CIO 0.04 goes from OFF to ON (up-differentiation), processing of the cyclic
task that is currently being executed will be interrupted and processing of
interrupt task 140 will start. When the interrupt task processing is completed,
processing of the interrupted ladder program will restart.
Restrictions
Inputs cannot be used for input interrupts when they are being used as gen-
eral-purpose (normal) inputs or quick-response inputs.
8-1-3
Input Interrupts (Counter Mode)
Overview
This function counts up-differentiated or down-differentiated input signals and
executes an interrupt task when the count reaches the set value.
• The counter-mode input interrupts use the same input terminals as the
direct-mode input interrupts. Refer to 8-1-2 Input Interrupts (Direct Mode)
for details.
• The counter input mode can be set to up or down (incrementing or decre-
menting) with MSKS(690).
• The counter-mode input interrupts start the same interrupt tasks (140 to
145) as the direct-mode input interrupts.
• The maximum input response frequency is 5 kHz total for all counter-
mode input interrupts.
Relationship of Input Bits,
Task Numbers, and
Counters
W0.00
MSKS(690) executed
Cyclic task processing
Interrupt
task 140
processing
Processing
interrupted
Cyclic task
processing
Processing
interrupted
Interrupt
task 140
processing
CIO 0.04
Input bits
Function
Counter words
Input interrupt
number
Interrupt task
number
SV
(0000 to FFFF)
PV
CIO 0.04
Input interrupt 0
140
A532
A536
CIO 0.05
Input interrupt 1
141
A533
A537
CIO 0.06
Input interrupt 2
142
A534
A538
CIO 0.07
Input interrupt 3
143
A535
A539
CIO 0.08
Input interrupt 4
144
A544
A548
CIO 0.09
Input interrupt 5
145
A545
A549
Summary of Contents for CP1L-EL20DR-D
Page 3: ...CP1L EL20D CP1L EM30D CP1L EM40D CP1L EL EM CPU Unit Operation Manual Produced July 2017...
Page 4: ...iv...
Page 10: ...x...
Page 22: ...xxii...
Page 34: ...xxxiv Software Licenses and Copyrights 7...
Page 192: ...158 Trial Operation and Debugging Section 5 3...
Page 250: ...216 Automatic Clock Adjustment and Specifying Servers by Host Name Section 6 7...
Page 666: ...632 Trouble Shooting Section 11 7...
Page 696: ...662 Standard Models Appendix A...
Page 805: ...771 Connections to Serial Communications Option Boards Appendix F Connecting to Unit...
Page 806: ...772 Connections to Serial Communications Option Boards Appendix F...
Page 836: ...802 PLC Setup Appendix G...
Page 838: ...804 TCP Status Transitions Appendix H...
Page 840: ...806 Ethernet Network Parameters Appendix I...
Page 842: ...808 Buffer Configuration CP1L EL EM Appendix J...
Page 844: ...810 Ethernet Specifications Appendix K...
Page 851: ...Index 817 work words 118 write protection 447...
Page 852: ...818 Index...
Page 854: ...820 Revision History...
Page 855: ......