
Chapter 2. Functions
2-44
2.15 Internal Signal Monitoring
The user cables provide pins for monitoring the following internal signals.
•
Halt mode (HALT.OUT) signal
•
Low-speed clock (XT.OUT) signal
•
High-speed clock (OSC.OUT) signal
(1) Halt mode (HALT.OUT) signal
“H” level output indicates that the evaluation chip is in halt mode.
(2) Low-speed clock (XT.OUT) signal
This pin monitors the low-speed (XT) clock signal to the evaluation chip.
(3) High-speed clock (OSC.OUT) signal
This pin monitors the high-speed (OSC) clock signal to the evaluation chip.
n
Note 1
n
________________________________________________________________________________________________________________
These three signals use the emulator's internal operating voltage (5 V) for their “H” level.
________________________________________________________________________________________________________________________________
Summary of Contents for Dr.63514
Page 4: ...Table of Contents...
Page 7: ...Preface...
Page 15: ...Chapter 1 Overview...
Page 22: ...Chapter 2 Functions...
Page 69: ...Chapter 3 Setting Up and Starting Up...
Page 76: ...Chapter 4 Additional Usage Notes...
Page 88: ...Appendices...
Page 94: ...Appendices A 7 black brown red orange yellow green blue purple Figure A 4 Probe cable layout...