![NXP Semiconductors SAFE ASSURE Qorivva MPC5601P Reference Manual Download Page 767](http://html.mh-extra.com/html/nxp-semiconductors/safe-assure-qorivva-mpc5601p/safe-assure-qorivva-mpc5601p_reference-manual_1721898767.webp)
Chapter 28 Fault Collection Unit (FCU)
MPC5602P Microcontroller Reference Manual, Rev. 4
Freescale Semiconductor
767
28.2.3
Register descriptions
28.2.3.1
Module Configuration Register (FCU_MCR)
The FCU_MCR does the following:
•
Locks the configuration and lets the FCU go into Normal behavior state
•
Enters Test mode (only possible during the Init state) but can be exited during any phase
•
Configures protocol, prescaler, and polarity for FCU output signals (only possible before
configuration is locked)
In Test mode, the FCU_FFGR can be accessed to emulate software/hardware faults. Fake faults can be
generated only when Test mode is entered.
In Test mode, output pin(s) can be enabled or disabled, depending on the value of field TM[1:0]. To exit
from Test mode, field TM must be written either ‘00’ or ‘11’. While exiting the Test mode, the FCU must
return to the Init state and automatically clear all the fault flags.
0x0000_002
4
FCU_MCSR
R
0
0
0
0
0
0
0
0
0
0
0
0
MCPS[3:0]
W
R
0
0
0
0
0
0
0
0
0
0
0
0
MCAS[3:0]
W
0x0000_002
8
FCU_FMCS
R
R
0
0
0
0
0
0
0
0
0
0
0
0
FRMCPS[3:0]
W
R
0
0
0
0
0
0
0
0
0
0
0
0
FRMCAS[3:0]
W
Address: 0x0000
Access: User read/write, Supervisor read/write
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
MCL
TM[1:0]
0
0
0
0
0
0
0
0
0
0
0
0
0
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
—
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R
0
0
0
0
0
0
PS[1:0]
FOM[1:0]
FOP[5:0]
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
Figure 28-3. Module Configuration Register (FCU_MCR)
Table 28-2. Register summary (continued)
Name
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31