![NXP Semiconductors S32G-VNP-GLDBOX Reference Manual Download Page 28](http://html.mh-extra.com/html/nxp-semiconductors/s32g-vnp-gldbox/s32g-vnp-gldbox_reference-manual_1721892028.webp)
28
Table 16.
SerDes_1 work modes and corresponding settings
SerDes_1
SW8
Mode
PHY Lan
Connection
Clock
OFF
PCIe/SGMII
Lan0
PCIe X1 mode
PCIe X1
socket
100MHZ
(External)
Lan1
SGMII 1.25 Gbps
(PFE_MAC0 or
PFE_MAC1)
SJA1110 P4
ON
(Default)
SGMII only
usage 1
Lan0
SGMII 1.25 Gbps
(PFE_MAC0)
SJA1110 P4
125MHZ
(External)
Lan1
SGMII 1.25 Gbps
(PFE_MAC1)
AQR113C
SGMII only
usage 2
(Default)
Lan0
SGMII 3.125 Gbps
(PFE_MAC0)
SJA1110 P4
Lan1
S32G2 : Not
available
NA
3.9 Ethernet
The GMAC of the S32G2 enables a host application to transmit and receive data over an Ethernet network
in compliance with IEEE 802.3-2015, and the PFE of S32G2 offloads the processing of Ethernet packets
from the host cores and can provide higher performance and lower power than pure software processing
can achieve.
The figure below is the Ethernet Connection Diagram of the S32G-VNP-GLDBOX.