
Introduction
PXN20 Microcontroller Reference Manual, Rev. 1
1-10
Freescale Semiconductor
•
Retransmission from transmit FIFO following a collision (no system bus utilization)
•
Automatic internal flushing of the receive FIFO for runts (collision fragments) and address
recognition rejects (no system bus utilization)
•
Address recognition
•
RMON and IEEE statistics
•
Interrupts for network activity and error conditions
NOTE
The FEC is available on the PXN21 only.
1.7.7
Analog to Digital Converter Module (ADC)
The PXN20 ADC features the following:
•
10-bit A/D resolution
•
0–V
DD
common mode conversion range
•
Supports conversions speeds of up to 1 µs
•
Internally multiplexed channels
— 10-bit
2 least significant bits (LSB) accuracy (TUE) available for 16 channels
— 10-bit
3 LSB accuracy (TUE) available for remaining channels
— Dedicated result register available for every internally muxed channel
•
Externally multiplexed channels
— Internal control to support generation of external analog multiplexor selection
— Four internal channels optionally used to support externally multiplex inputs, providing
transparent control for additional ADC channels
— Each of the four channels supports up to 8 externally muxed inputs
•
Three independently configurable sample and conversion times for high occurrence channels,
internally muxed channels and externally muxed channels
•
Right-aligned result format
•
Support for one-shot, scan and injection conversion modes
•
Traceability of each channels with conversion result.
•
Injection mode status bit implemented on adjacent 16-bit register for each result
•
Independently configurable parameters for channels:
— Offset refresh
— Sampling
•
Cross Triggering support (PXN21 only)
— Internal conversion triggering from periodic interrupt timer (PIT) or timed I/O module
(eMIOS200) via Cross Triggering Unit (CTU)
— One input pin configurable as external conversion trigger source
•
Four configurable analog comparator channels offering range comparison with triggered alarm
Summary of Contents for PXN2020
Page 1: ...PXN20 Microcontroller Reference Manual Devices Supported PXN2020 PXN2120 PXN20RM Rev 1 06 2011...
Page 42: ...PXN20 Microcontroller Reference Manual Rev 1 lxiv Freescale Semiconductor...
Page 64: ...Introduction PXN20 Microcontroller Reference Manual Rev 1 1 22 Freescale Semiconductor...
Page 112: ...Signal Description PXN20 Microcontroller Reference Manual Rev 1 3 44 Freescale Semiconductor...
Page 118: ...Resets PXN20 Microcontroller Reference Manual Rev 1 4 6 Freescale Semiconductor...
Page 372: ...e200z6 Core Z6 PXN20 Microcontroller Reference Manual Rev 1 13 8 Freescale Semiconductor...
Page 412: ...e200z0 Core Z0 PXN20 Microcontroller Reference Manual Rev 1 14 14 Freescale Semiconductor...
Page 821: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 Freescale Semiconductor 27 49...
Page 822: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 27 50 Freescale Semiconductor...
Page 1376: ...Memory Map PXN20 Microcontroller Reference Manual Rev 1 A 118 Freescale Semiconductor...