
Interrupts and Interrupt Controller (INTC)
PXN20 Microcontroller Reference Manual, Rev. 1
10-18
Freescale Semiconductor
The priority select registers support the selection of an individual priority for each source of interrupt
request, and whether the interrupt request is to be sent to processor 0 (Z6), processor 1, (Z0) or both. The
unique vector of each peripheral or software settable interrupt request determines which INTC_PSR
n
_
n
is
assigned to that interrupt request. The software settable interrupt requests 0–7 are assigned vectors 0–7,
and their priorities are configured in INTC_PSR0_3 and INTC_PSR4_7, respectively. The peripheral
interrupt requests are assigned vectors 8–315, and their priorities are configured in INTC_PSR8_11
through INTC_PSR312_315, respectively (see
Section 10.4.1, External Interrupt Request Sources,
).
NOTE
The PRC_SEL
n
or PRI
n
field of an INTC_PSR
n
_
n
must not be modified
while the corresponding peripheral or software settable interrupt request is
asserted.
INTC_PSR108_111
0x00AC
INTC_PSR268_271
0x014C
INTC_PSR112_115
0x00B0
INTC_PSR272_275
0x0150
INTC_PSR116_119
0x00B4
INTC_PSR276_279
0x0154
INTC_PSR120_123
0x00B8
INTC_PSR280_283
0x0158
INTC_PSR124_127
0x00BC
INTC_PSR284_287
0x015C
INTC_PSR128_131
0x00C0
INTC_PSR288_291
0x0160
INTC_PSR132_135
0x00C4
INTC_PSR292_295
0x0164
INTC_PSR136_139
0x00C8
INTC_PSR296_299
0x0168
INTC_PSR140_143
0x00CC
INTC_PSR300_303
0x016C
INTC_PSR144_147
0x00D0
INTC_PSR304_307
0x0170
INTC_PSR148_151
0x00D4
INTC_PSR308_311
0x0174
INTC_PSR152_155
0x00D8
INTC_PSR312_315
0x0178
INTC_PSR156_159
0x00DC
Table 10-11. Selected Processor for Interrupt Request
PRC_SELn
Meaning
00
Interrupt request sent to processor 0 (Z6)
01
Interrupt request sent to both processors
10
Reserved
11
Interrupt request sent to processor 1 (Z0)
Table 10-10. INTC Priority Select Register Address Offsets
INTC_PSRn_n
Offset Address
INTC_PSRn_n
Offset Address
Summary of Contents for PXN2020
Page 1: ...PXN20 Microcontroller Reference Manual Devices Supported PXN2020 PXN2120 PXN20RM Rev 1 06 2011...
Page 42: ...PXN20 Microcontroller Reference Manual Rev 1 lxiv Freescale Semiconductor...
Page 64: ...Introduction PXN20 Microcontroller Reference Manual Rev 1 1 22 Freescale Semiconductor...
Page 112: ...Signal Description PXN20 Microcontroller Reference Manual Rev 1 3 44 Freescale Semiconductor...
Page 118: ...Resets PXN20 Microcontroller Reference Manual Rev 1 4 6 Freescale Semiconductor...
Page 372: ...e200z6 Core Z6 PXN20 Microcontroller Reference Manual Rev 1 13 8 Freescale Semiconductor...
Page 412: ...e200z0 Core Z0 PXN20 Microcontroller Reference Manual Rev 1 14 14 Freescale Semiconductor...
Page 821: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 Freescale Semiconductor 27 49...
Page 822: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 27 50 Freescale Semiconductor...
Page 1376: ...Memory Map PXN20 Microcontroller Reference Manual Rev 1 A 118 Freescale Semiconductor...