NXP Semiconductors
UM10858
PN7462 family HW user manual
UM10858
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2018. All rights reserved.
User manual
COMPANY PUBLIC
Rev. 1.4 — 14 May 2018
314514
24 of 345
Table 18. EE_CRC_0_COD_ADDR (address offset 0x002Ch)
Bit
Symbol
Access
Value
Description
31:16
ee_CRC_0_COD_ADDR_END
R/W
4FFFh
FLASH_0 CRC calculation end address
corresponding to a native 32-bit data
access (AHB memory map divided by 8)
15:0
ee_CRC_0_COD_ADDR_START R/W
0000h
FLASH_0 CRC Calculation start address
corresponding to a native 32-bit data
access (AHB memory map divided by 8)
Table 19. EE_CRC_0_COD_ADDR (address offset 0x002Ch)
Bit
Symbol
Access
Value
Description
31:16
ee_CRC_0_COD_ADDR_END
R/W
4FFFh
FLASH_0 CRC calculation end address
corresponding to a native 32-bit data
access (AHB memory map divided by 8)
15:0
ee_CRC_0_COD_ADDR_START R/W
0000h
FLASH_0 CRC calculation start address
corresponding to a native 32-bit data
access (AHB memory map divided by 8)
Table 20. EE_TRIMM (address offset 0x003Ch)
Bit
Symbol
Access
Value
Description
31:24
RESERVED
-
0
Reserved
23:20
hvtrimw_1_COD
R/W
0
HV trimming value program for the
FLASH_1
19:16
hvtrime_1_COD
R/W
0
HV trimming value Erase for the FLASH_1
15:12
hvtrimw_0_COD
R/W
0
HV trimming value Program for the
FLASH_0
11:8
hvtrime_0_COD
R/W
0
HV trimming value Erase for the FLASH_0
7:4
hvtrimw_dat
R/W
0
HV trimming value Program for the
EEPROM
3:0
hvtrime_dat
R/W
0
HV trimming value Erase for the EEPROM
Table 21. EE_ECC_PF_AHB_ERROR_ADDR (address offset 0x0044h)
Bit
Symbol
Access
Value
Description
31:18
RESERVED
-
0
Reserved
17:0
ECC_PF_AHB_ERROR_ADDR
R
0
AHB address for which a flash read data
was detected as invalid or corrected by
the ECC module.
Table 22. EE_INT_CLR_ENABLE (address offset 0x0FD8h)
Bit
Symbol
Access
Value
Description
31:10
RESERVED
-
0
Reserved
9
EE_ECC_READ_NOT_CORRE
CT_1_COD_INT_CLR_ENABLE
W
0
FLASH_1 not correct ECC read interrupt
clear enable command
8
EE_ECC_READ_INVALID_1_C
OD_INT_CLR_ENABLE
W
0
FLASH_1 Invalid ECC Read interrupt
clear enable command