
Interrupt Controller (INTC)
MPC5644A Microcontroller Reference Manual, Rev. 6
350
Freescale Semiconductor
NOTE
On some Power Architecture MCUs, a store to raise the PRI field which
closely precedes an access to a shared resource can result in a non-coherent
access to that resource unless an
mbar
or
msync
followed by an
isync
sequence of instructions is executed between the accesses. An
mbar
or
msync
instruction is also necessary after accessing the resource but before
lowering the PRI field. Refer to
Section 15.6.5.2, Ensuring coherency
Figure 15-8. INTC Current Priority Register (INTC_CPR)
15.4.1.3
INTC Interrupt Acknowledge Register (INTC_IACKR)
The INTC_IACKR provides a value that can be used to load the address of an ISR from a vector table. The
vector table can be composed of addresses of the ISRs specific to their respective interrupt vectors.
In software vector mode, reading the INTC_IACKR acknowledges the INTC's interrupt request. Refer to
Section 15.2.4.1, Software vector mode
, for a detailed description of the effect on the interrupt request to
the processor. The reading also pushes the PRI value in the INTC current priority register (INTC_CPR)
onto the LIFO and updates PRI in the INTC_CPR with the priority of the interrupt request. The side effect
from the reads in software vector mode, that is, the effect on the interrupt request to the processor, the
current priority, and the LIFO, are the same regardless of the size of the read
Reading the INTC_IACKR does not have side effects in hardware vector mode.
Address: Base + 0x0008 (INTC_CPR)
Access: R/W
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
W
RESET:
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R
0
0
0
0
0
0
0
0
0
0
0
0
PRI
W
RESET:
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
= Unimplemented or Reserved
Table 15-4. INTC_CPR Field Descriptions
Field
Description
0–27
Reserved, must be cleared.
28–31
PRI
Priority. PRI is the priority of the currently executing ISR according to the field values defined below.
1111 Priority 15 (highest)
1110 Priority 14
...
0001 Priority 1
0000 Priority 0 (lowest)
Summary of Contents for MPC5644A
Page 2: ...MPC5644A Microcontroller Reference Manual Rev 6 2 Freescale Semiconductor...
Page 24: ...MPC5644A Microcontroller Reference Manual Rev 6 24 Freescale Semiconductor...
Page 26: ...MPC5644A Microcontroller Reference Manual Rev 6 26 Freescale Semiconductor...
Page 52: ...Introduction MPC5644A Microcontroller Reference Manual Rev 6 52 Freescale Semiconductor...
Page 56: ...Memory Map MPC5644A Microcontroller Reference Manual Rev 6 56 Freescale Semiconductor...
Page 1228: ...Decimation Filter MPC5644A Microcontroller Reference Manual Rev 6 1228 Freescale Semiconductor...
Page 1440: ...FlexCAN Module MPC5644A Microcontroller Reference Manual Rev 6 1440 Freescale Semiconductor...