Table 11-1. Ports summary (continued)
Feature
Port A
Port B
Port C
Port D
Port E
Pin mux at reset
PTA0/PTA3/
PTA4=ALT7;
Others=ALT0
ALT0
ALT0
ALT0
ALT0
Lock bit
No
No
No
No
No
Interrupt and DMA
request
Yes
No
Yes
Yes
No
Digital glitch filter No
No
No
No
No
1. UART signals can be configured for open-drain using SIM_SOPT5 register. IIC signals are automatically enabled for open
drain when selected.
NOTE
PTA20 RESET_b's PUE/PUS are not controlled by
PORTA_PCR20's PUE/PUS, but they are tied to pull up
enabled; LPTMR0_ALT1/2/3 's PUE/PUS is tied to disabled.
11.3 Introduction
11.4 Overview
The Port Control and Interrupt (PORT) module provides support for port control, and
external interrupt functions.
Most functions can be configured independently for each pin in the 32-bit port and affect
the pin regardless of its pin muxing state.
There is one instance of the PORT module for each port. Not all pins within each port are
implemented on a specific device.
11.4.1 Features
The PORT module has the following features:
• Pin interrupt on selected pins
• Interrupt flag and enable registers for each pin
• Support for edge sensitive (rising, falling, both) or level sensitive (low, high)
configured per pin
• Support for interrupt or DMA request configured per pin
Chapter 11 Port Control and Interrupts (PORT)
KL27 Sub-Family Reference Manual , Rev. 5, 01/2016
Freescale Semiconductor, Inc.
127
