
Audio Interface Module (AIM)
MCF5253 Reference Manual, Rev. 1
17-20
Freescale Semiconductor
17.6.1.9
U and Q Receive Register Interrupts
•
UChannelRcvFull—Receive register full
•
UChannelRcvOverrun—Overrun error
•
QChannelRcvFull—Receive register full
•
QChannelOverrun—Overrun error on Q channel
•
ChannelSyncFound—Received sync on U/Q channel.
•
ChannelLengthError—Set when ChannelSyncFound occurs when there are less than 32 bits
waiting in QchannelReceive register, or less than 4 bytes in UChannelReceive, or when a syncing
error is found. To regain correct syncing, U channel receive register and Q channel receive register
must be read to establish correct synchronization.
On the input interface, 2 data receive registers are defined:
1. UChannelReceive—32-bit register to receive U-channel incoming subcode.
2. QChannelReceive—32-bit register to receive Q-channel of incoming subcode.
The hardware associated with the IEC958 receiver U-channel reception is intended for reception of the
following kind of data:
•
CD or CD-compatible User channel subcode (P,Q and R-W, or Q and R-W). See the CD Red Book
specification for a detailed description.
•
Other types of subcode.
17.6.1.10 Behavior of User Channel Receive Interface (CD Data)
This section details the behavior of the user channel receive interface on incoming CD user channel
subcode in the IEC958 receiver. This mode is selected if UsyncMode (bit 1) in register CD-Subcode
control, is set.
7–3
Reserved.
–
2
USYNCMODE
EBU2
0 Other data
1 CD user channel reception
–
1
USYNCMODE
EBU1
0 Other data
1 CD user channel reception
–
0
UCHANTXTIM
0 Timing to reg. UChannelTx from cd-text output interface
1 Timing to reg. UChannelTx from EBU1 output interface
–
1
On read back, last written value is returned.
2
On read back, zero is returned.
3
PRESETCOUNT(6:0) will only affect the free running counter when the register is written with PRESETEN = ‘1’.
Writing with PRESETEN = ‘0’ does not affect the counter.
Table 17-9. CDTEXTCONTROL Register Field Descriptions (continued)
Field
Description
Notes
Summary of Contents for MCF5253
Page 1: ...Document Number MCF5253RM Rev 1 08 2008 MCF5253 Reference Manual...
Page 26: ...MCF5253 Reference Manual Rev 1 xxvi Freescale Semiconductor...
Page 32: ...MCF5253 Reference Manual Rev 1 xxxii Freescale Semiconductor...
Page 46: ...MCF5253 Introduction MCF5253 Reference Manual Rev 1 1 14 Freescale Semiconductor...
Page 62: ...Signal Description MCF5253 Reference Manual Rev 1 2 16 Freescale Semiconductor...
Page 98: ...Instruction Cache MCF5253 Reference Manual Rev 1 5 10 Freescale Semiconductor...
Page 104: ...Static RAM SRAM MCF5253 Reference Manual Rev 1 6 6 Freescale Semiconductor...
Page 128: ...Synchronous DRAM Controller Module MCF5253 Reference Manual Rev 1 7 24 Freescale Semiconductor...
Page 144: ...Bus Operation MCF5253 Reference Manual Rev 1 8 16 Freescale Semiconductor...
Page 176: ...System Integration Module SIM MCF5253 Reference Manual Rev 1 9 32 Freescale Semiconductor...
Page 198: ...Analog to Digital Converter ADC MCF5253 Reference Manual Rev 1 12 6 Freescale Semiconductor...
Page 246: ...DMA Controller MCF5253 Reference Manual Rev 1 14 18 Freescale Semiconductor...
Page 282: ...UART Modules MCF5253 Reference Manual Rev 1 15 36 Freescale Semiconductor...
Page 344: ...Audio Interface Module AIM MCF5253 Reference Manual Rev 1 17 46 Freescale Semiconductor...
Page 362: ...I2 C Modules MCF5253 Reference Manual Rev 1 18 18 Freescale Semiconductor...
Page 370: ...Boot ROM MCF5253 Reference Manual Rev 1 19 8 Freescale Semiconductor...