![NXP Semiconductors MC9S08PA4 Reference Manual Download Page 204](http://html1.mh-extra.com/html/nxp-semiconductors/mc9s08pa4/mc9s08pa4_reference-manual_1721838204.webp)
LDA $F03B
This instruction uses extended addressing because $F03B is above the zero page. In most
assemblers, the programmer does not need to specify whether an instruction is direct or
extended. The assembler automatically selects the shortest form of the instruction.
10.3.6 Indexed Addressing Mode
Indexed addressing mode has seven variations, including five that use the 16-bit H:X
index register pair and two that use the stack pointer as the base reference.
10.3.6.1 Indexed, No Offset (IX)
Instructions using the indexed, no offset addressing mode are one-byte instructions that
can access data with variable addresses. The X (Index register low byte) register contains
the low byte of the conditional address of the operand and the H (Index register high
byte) register contains the high byte of the address.
Indexed, no offset instructions can move a pointer through a table or hold the address of a
frequently used RAM or input/output (I/O) location.
10.3.6.2 Indexed, No Offset with Post Increment (IX+)
Instructions using the indexed, no offset with post increment addressing mode are two-
byte instructions that address the operands and then increment the Index register (H:X).
The X (Index register low byte) register contains the low byte of the conditional address
of the operand and the H (Index register high byte) register contains the high byte of the
address. This addressing mode is usually used for table searches. MOV and CBEQ
instructions use this addressing mode as well.
10.3.6.3 Indexed, 8-Bit Offset (IX1)
Indexed with 8-bit offset instructions are two-byte instructions that can access data with a
variable address. The CPU adds the unsigned bytes in the H:X register to the unsigned
byte immediately following the opcode. The sum is the effective address.
Indexed, 8-bit offset instructions are useful in selecting the k-th element in an n-element
table. The table can begin anywhere and can extend as far as the address map allows. The
k value would typically be in H:X, and the address of the beginning of the table would be
Addressing Modes
MC9S08PA4 Reference Manual, Rev. 5, 08/2017
204
NXP Semiconductors
Summary of Contents for MC9S08PA4
Page 1: ...MC9S08PA4 Reference Manual Supports MC9S08PA4 Document Number MC9S08PA4RM Rev 5 08 2017 ...
Page 2: ...MC9S08PA4 Reference Manual Rev 5 08 2017 2 NXP Semiconductors ...
Page 22: ...MC9S08PA4 Reference Manual Rev 5 08 2017 22 NXP Semiconductors ...
Page 28: ...System clock distribution MC9S08PA4 Reference Manual Rev 5 08 2017 28 NXP Semiconductors ...
Page 150: ...Port data registers MC9S08PA4 Reference Manual Rev 5 08 2017 150 NXP Semiconductors ...
Page 196: ...Human machine interfaces HMI MC9S08PA4 Reference Manual Rev 5 08 2017 196 NXP Semiconductors ...
Page 224: ...Instruction Set Summary MC9S08PA4 Reference Manual Rev 5 08 2017 224 NXP Semiconductors ...
Page 232: ...Functional Description MC9S08PA4 Reference Manual Rev 5 08 2017 232 NXP Semiconductors ...
Page 258: ...FTM Interrupts MC9S08PA4 Reference Manual Rev 5 08 2017 258 NXP Semiconductors ...
Page 294: ...Functional description MC9S08PA4 Reference Manual Rev 5 08 2017 294 NXP Semiconductors ...
Page 398: ...Resets MC9S08PA4 Reference Manual Rev 5 08 2017 398 NXP Semiconductors ...
Page 400: ...MC9S08PA4 Reference Manual Rev 5 08 2017 400 NXP Semiconductors ...