NXP Semiconductors LPC43Sxx, User Manual

Page: 601 / 1441

UM10503 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2015. All rights reserved.
User manual Rev. 2.1 — 10 December 2015 601 of 1441
NXP Semiconductors
UM10503
Chapter 23: LPC43xx/LPC43Sxx External Memory Controller (EMC)
[1] The reset value after warm reset for the CONTROL register is 0x0000 0001.
[2] If booting from EMC, see Section 5.3.4.2 “EMC boot modes” .
23.7.1 EMC Control register
The Control register is a read/write register that controls operation of the memory
controller. The control bits can be altered during normal operation.
STATICWAITTURN1 R/W 0x238 Selects the number of bus turnaround
cycles for chip select 1. 0xF 0xF Table 442
- - 0x23C Reserved. - - -
STATICCONFIG2 R/W 0x240 Selects the memory configuration for
static chip select 2. 0 0 Table 436
STATICWAITWEN2 R/W 0x244 Selects the delay from chip select 2 to
write enable. 0 0 Table 437
STATICWAITOEN2 R/W 0x248 Selects the delay from chip select 2 or
address change, whichever is later, to
output enable. 0 0 Table 438
STATICWAITRD2 R/W 0x24C Selects the delay from chip select 2 to a
read access. 0x1F 0x1F Table 439
STATICWAITPAGE2 R/W 0x250 Selects the delay for asynchronous page
mode sequential accesses for chip
select 2. 0x1F 0x1F Table 440
STATICWAITWR2 R/W 0x254 Selects the delay from chip select 2 to a
write access. 0x1F 0x1F Table 441
STATICWAITTURN2 R/W 0x258 Selects the number of bus turnaround
cycles for chip select 2. 0xF 0xF Table 442
- - 0x25C Reserved. - - -
STATICCONFIG3 R/W 0x260 Selects the memory configuration for
static chip select 3. 0 0 Table 436
STATICWAITWEN3 R/W 0x264 Selects the delay from chip select 3 to
write enable. 0 0 Table 437
STATICWAITOEN3 R/W 0x268 Selects the delay from chip select 3 or
address change, whichever is later, to
output enable. 0 0 Table 438
STATICWAITRD3 R/W 0x26C Selects the delay from chip select 3 to a
read access. 0x1F 0x1F Table 439
STATICWAITPAGE3 R/W 0x270 Selects the delay for asynchronous page
mode sequential accesses for chip
select 3. 0x1F 0x1F Table 440
STATICWAITWR3 R/W 0x274 Selects the delay from chip select 3 to a
write access. 0x1F 0x1F Table 441
STATICWAITTURN3 R/W 0x278 Selects the number of bus turnaround
cycles for chip select 3. 0xF 0xF Table 442
Table 414. Register overview: External memory controller (base address 0x4000 5000)
…continued
Name Access Address
offset
Description Reset
value Reset
value
after
EMC
boot Reference