NXP Semiconductors LPC1751, User Manual, Page: 610 / 808

DR
AFT
DR
AFT
DRAFT
DR
D
RAFT
DRAFT
DRA
FT DRAF
D
RAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT
D
RAFT DRA
FT DRAFT DRAFT DRAFT DRA
UM10360_0 © NXP B.V. 2009. All rights reserved.
User manual Rev. 00.06 — 5 June 2009 610 of 808
1. Features
•
Supports both standard JTAG and ARM Serial Wire Debug modes.
•
Direct debug access to all memories, registers, and peripherals.
•
No target resources are required for the debugging session.
•
Trace port provides CPU instruction trace capability. Output can be via a 4-bit trace
data port, or Serial Wire Viewer.
•
Eight Breakpoints. Six instruction breakpoints that can also be used to remap
instruction addresses for code patches. Two data comparators that can be used to
remap addresses for patches to literal values.
•
Four data Watchpoints that can also be used as trace triggers.
•
Instrumentation Trace Macrocell allows additional software controlled trace.
2. Introduction
Debug and trace functions are integrated into the ARM Cortex-M3. Serial wire debug and
trace functions are supported in addition to a standard JTAG debug and parallel trace
functions. The ARM Cortex-M3 is configured to support up to eight breakpoints and four
watchpoints.
3. Description
Debugging with the LPC17xx defaults to JTAG. Once in the JTAG debug mode, the debug
tool can switch to Serial Wire Debug mode.
Trace can be done using either a 4-bit parallel interface or the Serial Wire Output. When
the Serial Wire Output is used, less data can be traced, but it uses no application related
pins. Parallel trace has a greater bandwidth, but uses 5 functional pins that may be
needed in the application. Note that the trace function available for the Cortex-M3 is
functionally very different than the trace that was available for previous ARM7 based
devices, using only 5 pins instead of 10.
4. Pin Description
The tables below indicate the various pin functions related to debug and trace. Some of
these functions share pins with other functions which therefore may not be used at the
same time. Use of the JTAG port excludes use of Serial Wire Debug and Serial Wire
Output. Use of the parallel trace requires 5 pins that may be part of the user application,
limiting debug possibilities for those features. Trace using the Serial Wire Output does not
have this limitation, but has a limited bandwidth.
UM10360
Chapter 33: LPC17xx JTAG, Serial Wire Debug, and Trace
Rev. 00.06 — 5 June 2009 User manual