
NXP Semiconductors
UM11650
KIT-TPLSNIFEVB tool
1 Introduction
The KIT-TPLSNIFEVB board, also called TPL sniffer is working with a logic analyzer
(preferably a Saleae Logic Analyzer) and its software to help analyze any TPL signals.
Figure 1. KIT-TPLSNIFEVB
Placed in any TPL bus, it non-intrusively listens to all TPL messages and monitors the
frame traffic on the bus (the TPL sniffer works in listen mode only). The corresponding
received data (in SPI format) is available on a data output port, to be connected to a logic
analyzer and its software which provides further analysis of such data.
Additionally, several DLLs (or plug-ins) to add to the Saleae Logic Analyzer software
have been developed in order to decode TPL frames. Go to
UM11650
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
User manual
Rev. 1 — 4 August 2021
3 / 14